M25P40-VMN6P NUMONYX, M25P40-VMN6P Datasheet - Page 32
![IC FLASH 4MBIT 50MHZ 8SOIC](/photos/7/30/73033/m25p40-vmn6p_sml.jpg)
M25P40-VMN6P
Manufacturer Part Number
M25P40-VMN6P
Description
IC FLASH 4MBIT 50MHZ 8SOIC
Manufacturer
NUMONYX
Series
Forté™r
Specifications of M25P40-VMN6P
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
4M (512K x 8)
Speed
50MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Memory Configuration
512K X 8
Ic Interface Type
Serial, SPI
Clock Frequency
50MHz
Supply Voltage Range
2.3V To 3.6V
Memory Case Style
SOIC
No. Of Pins
8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-3598
497-3598
497-3598
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25P40-VMN6P
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M25P40-VMN6PB
Manufacturer:
ST
Quantity:
102
Part Number:
M25P40-VMN6PB
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25P40-VMN6PBA
Manufacturer:
MICRON
Quantity:
20 000
6.11
32/61
Deep Power-down (DP)
Executing the Deep Power-down (DP) instruction is the only way to put the device in the
lowest consumption mode (the Deep Power-down mode). It can also be used as an extra
software protection mechanism, while the device is not in active use, since in this mode, the
device ignores all Write, Program and Erase instructions.
Driving Chip Select (S) High deselects the device, and puts the device in the Standby Power
mode (if there is no internal cycle currently in progress). But this mode is not the Deep
Power-down mode. The Deep Power-down mode can only be entered by executing the
Deep Power-down (DP) instruction, subsequently reducing the standby current (from I
I
Once the device has entered the Deep Power-down mode, all instructions are ignored
except the Release from Deep Power-down and Read Electronic Signature (RES)
instruction. This releases the device from this mode. The Release from Deep Power-down
and Read Electronic Signature (RES) instruction and the Read Identification (RDID)
instruction also allow the Electronic Signature of the device to be output on Serial Data
output (Q).
The Deep Power-down mode automatically stops at Power-down, and the device always
Powers-up in the Standby Power mode.
The Deep Power-down (DP) instruction is entered by driving Chip Select (S) Low, followed
by the instruction code on Serial Data input (D). Chip Select (S) must be driven Low for the
entire duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the instruction code has been
latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as
Chip Select (S) is driven High, it requires a delay of t
to I
Any Deep Power-down (DP) instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 17. Deep Power-down (DP) instruction sequence
CC2
S
C
D
CC2
, as specified in
and the Deep Power-down mode is entered.
0
Table
1
2
Instruction
14).
3
4
5
6
Figure
7
17.
DP
Stand-by Mode
t
DP
before the supply current is reduced
Deep Power-down Mode
AI03753D
CC1
to