M25P10-AVMN6T STMicroelectronics, M25P10-AVMN6T Datasheet - Page 31
![IC FLASH 1MBIT 40MHZ 8SOIC](/photos/1/38/13851/497-8-soic_sml.jpg)
M25P10-AVMN6T
Manufacturer Part Number
M25P10-AVMN6T
Description
IC FLASH 1MBIT 40MHZ 8SOIC
Manufacturer
STMicroelectronics
Datasheet
1.M25P10-AVMP6T.pdf
(51 pages)
Specifications of M25P10-AVMN6T
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
1M (128K x 8)
Speed
50MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
497-1622-2
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M25P10-AVMN6T
Manufacturer:
NVIDIA
Quantity:
12
Part Number:
M25P10-AVMN6T
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M25P10-AVMN6TP
Manufacturer:
MICRON
Quantity:
11 200
Company:
Part Number:
M25P10-AVMN6TP
Manufacturer:
Numonyx
Quantity:
47 500
Company:
Part Number:
M25P10-AVMN6TP
Manufacturer:
ST
Quantity:
144
Company:
Part Number:
M25P10-AVMN6TP
Manufacturer:
MICRON85
Quantity:
4 940
Part Number:
M25P10-AVMN6TP
Manufacturer:
ST
Quantity:
20 000
M25P10-A
6.12
Release from Deep Power-down and Read Electronic
Signature (RES)
To take the device out of Deep Power-down mode, the Release from Deep Power-down and
Read Electronic Signature (RES) instruction must be issued. No other instruction must be
issued while the device is in Deep Power-down mode.
The instruction can also be used to read, on Serial Data output (Q), the 8-bit electronic
signature, whose value for the M25P10-A is 10h.
Except while an Erase, Program or Write Status Register cycle is in progress, the Release
from Deep Power-down and Read Electronic Signature (RES) instruction always provides
access to the 8-bit electronic signature of the device, and can be applied even if the Deep
Power-down mode has not been entered.
Any release from Deep Power-down and Read Electronic Signature (RES) instruction while
an Erase, Program or Write Status Register cycle is in progress, is not decoded, and has no
effect on the cycle that is in progress.
The device is first selected by driving Chip Select (S) Low. The instruction code is followed
by 3 dummy bytes, each bit being latched-in on Serial Data input (D) during the rising edge
of Serial Clock (C). Then, the 8-bit electronic signature, stored in the memory, is shifted out
on Serial Data output (Q), each bit being shifted out during the falling edge of Serial Clock
(C).
The instruction sequence is shown in
The Release from Deep Power-down and Read Electronic Signature (RES) instruction is
terminated by driving Chip Select (S) High after the electronic signature has been read at
least once. Sending additional clock cycles on Serial Clock (C), while Chip Select (S) is
driven Low, cause the electronic signature to be output repeatedly.
When Chip Select (S) is driven High, the device is put in the Standby Power mode. If the
device was not previously in the Deep Power-down mode, the transition to the Standby
Power mode is immediate. If the device was previously in the Deep Power-down mode,
though, the transition to the Standby Power mode is delayed by t
must remain High for at least t
Power mode, the device waits to be selected, so that it can receive, decode and execute
instructions.
Driving Chip Select (S) High after the 8-bit instruction byte has been received by the device,
but before the whole of the 8-bit electronic signature has been transmitted for the first time
(as shown in
device was not previously in the Deep Power-down mode, the transition to the Standby
Power mode is immediate. If the device was previously in the Deep Power-down mode,
though, the transition to the Standby Power mode is delayed by t
must remain High for at least t
Power mode, the device waits to be selected, so that it can receive, decode and execute
instructions.
Figure
19), still ensures that the device is put into Standby Power mode. If the
RES2
RES1
(max), as specified in
(max), as specified in
Figure
18.
Table
Table
18. Once in the Standby
18. Once in the Standby
RES2
RES1
, and Chip Select (S)
, and Chip Select (S)
Instructions
31/51