CAT28F010G12 ON Semiconductor, CAT28F010G12 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
CAT28F010G12
Manufacturer Part Number
CAT28F010G12
Description
IC FLASH 1MBIT 120NS 32PLCC
Manufacturer
ON Semiconductor
Datasheet
1.CAT28F010HR-12T.pdf
(16 pages)
Specifications of CAT28F010G12
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
1M (128K x 8)
Speed
120ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
32-PLCC
Density
1Mb
Access Time (max)
120ns
Interface Type
Parallel
Boot Type
Not Required
Address Bus
17b
Operating Supply Voltage (typ)
5V
Operating Temp Range
0C to 70C
Package Type
PLCC
Program/erase Volt (typ)
11.4 to 12.6V
Sync/async
Asynchronous
Operating Temperature Classification
Commercial
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Word Size
8b
Number Of Words
128K
Supply Current
30mA
Mounting
Surface Mount
Pin Count
32
Data Bus Width
8 bit
Architecture
Non Sectored
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.5 V
Maximum Operating Current
30 mA
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
CAT28F010G-12
CAT28F010G-12
CAT28F010G-12
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CAT28F010G12
Manufacturer:
ON Semiconductor
Quantity:
10 000
FUNCTION TABLE
WRITE COMMAND TABLE
Commands are written into the command register in one or two write cycles. The command register can be altered
only when V
addresses and data required for programming and erase operations.
Note:
(1) Logic Levels: X = Logic ‘Do not care’ (V
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
Set Read
Read Sig. (MFG)
Read Sig. (Device)
Erase
Erase Verify
Program
Program Verify
Reset
Read
Output Disable
Standby
Signature (MFG)
Signature (Device)
Program/Erase
Write Cycle
Read Cycle
Mode
Mode
PP
is high and the instruction byte is latched on the rising edge of WE. Write cycles also internally latch
(1)
Operation
CE
V
Write
Write
Write
Write
Write
Write
Write
Write
V
V
V
V
V
V
V
IH
IL
IL
IL
IL
IL
IL
IL
IH
First Bus Cycle
, V
IL
, V
OE
V
V
V
V
V
V
V
Address
PPL
X
IH
IH
IH
IL
IL
IL
IL
, V
A
X
X
X
X
X
X
X
IN
PPH
)
Pins
WE
V
V
V
V
V
V
V
X
IH
IH
IH
IH
IH
IL
IL
A0H
C0H
FFH
00H
90H
90H
20H
40H
D
7
IN
V
V
V
Operation
V
V
V
Pins
PPH
PPH
PPH
PPL
X
PPL
X
X
PP
Read
Read
Read
Write
Read
Write
Read
Write
High-Z
High-Z
D
D
B4H
31H
D
D
Second Bus Cycle
I/O
OUT
OUT
IN
IN
Address
A
A
00
01
X
X
X
X
IN
IN
A
A
See Command Table
During Write Cycle
During Write Cycle
0
0
= V
= V
FFH
20H
D
D
IL
IH
Notes
IN
IN
, A
Doc. No. MD-1019, Rev. G
, A
9
CAT28F010
9
= 12V
= 12V
D
D
D
D
B4H
31H
OUT
OUT
OUT
OUT