CY62177EV30LL-55ZXI Cypress Semiconductor Corp, CY62177EV30LL-55ZXI Datasheet
CY62177EV30LL-55ZXI
Specifications of CY62177EV30LL-55ZXI
Available stocks
Related parts for CY62177EV30LL-55ZXI
CY62177EV30LL-55ZXI Summary of contents
Page 1
... A 0 Note 1. For best practice recommendations, refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com. Cypress Semiconductor Corporation Document #: 001-09880 Rev Mbit ( Static RAM Functional Description The CY62177EV30 is a high performance CMOS static RAM organized as 2M words by 16 bits and 4M words by 8 bits device features advanced circuit design to provide ultra low active current ideal for providing More Battery Life™ ...
Page 2
... Product V Range (V) CC [6] Min Typ CY62177EV30LL 2.2 3.0 Notes 2. Ball E3 for the FBGA package is used to upgrade to a 64M density pins are not connected on the die. 4. DNU Pin# 13 needs to be left floating to ensure proper application. 5. The BYTE pin in the 48-TSOPI package has to be tied to V tying the BYTE signal to V ...
Page 3
... CMOS levels to meet the Document #: 001-09880 Rev Input Voltage Output Current into Outputs (LOW) ............................ 20 mA Static Discharge Voltage........................................... >2001V (per MIL-STD-883, Method 3015) Latch Up Current ..................................................... >200 mA Operating Range Device + 0.3V CC(max) CY62177EV30LL + 0.3V CC (max) Test Conditions I = –0 2.20V –1 ...
Page 4
Thermal Resistance Tested initially and after any design or process changes that may affect these parameters. Parameter Description Θ Thermal Resistance Still Air, soldered × 4.5 inch, JA (Junction to Ambient) 2-layer printed circuit board Θ Thermal ...
Page 5
... HZCE HZBE HZWE 18. The internal Write time of the memory is defined by the overlap of WE, CE and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write. Document #: 001-09880 Rev. *D ...
Page 6
Switching Waveforms Figure 5. Read Cycle 1 (Address Transition Controlled) ADDRESS PREVIOUS DATA VALID DATA OUT ADDRESS ACE / BHE BLE t LZBE OE t LZOE HIGH IMPEDANCE DATA OUT t LZCE ...
Page 7
Switching Waveforms (continued) Figure 7. Write Cycle 1 (WE Controlled) ADDRESS BHE BLE OE DATA IO NOTE 24 t HZOE Figure 8. Write Cycle 2 (CE ADDRESS ...
Page 8
Switching Waveforms (continued) Figure 9. Write Cycle 3 (WE Controlled, OE LOW) ADDRESS BHE BLE DATA IO NOTE 24 Figure 10. Write Cycle 4 (BHE/BLE Controlled, OE LOW) ADDRESS ...
Page 9
... Ordering Information Speed (ns) Ordering Code 55 CY62177EV30LL-55BAXI CY62177EV30LL-55ZXI Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts. Document #: 001-09880 Rev. *D BLE Inputs Outputs X High Z X High Z H High Z L Data Out (IO – High Z (IO –IO ...
Page 10
Package Diagrams TOP VIEW A1 CORNER 8.00±0.10 SEATING PLANE C Document #: 001-09880 Rev. *D Figure 11. 48-Ball FBGA (8 x 9.5 x 1.2 mm) ...
Page 11
Package Diagrams (continued) DIMENSIONS IN INCHES[MM] MIN. MAX. JEDEC # MO-142 1 0.004[0.10] 0.008[0.21] 0°-5° Document #: 001-09880 Rev. *D Figure 12. 48-Pin TSOP I ( mm) N 0.472[12.00] 0.724 [18.40] 0.047[1.20] 0.787[20.00] 0.010[0.25] GAUGE PLANE ...
Page 12
Document History Page Document Title: CY62177EV30 MoBL Document Number: 001-09880 Orig. of Revision ECN Change ** 498562 NXR *A 2544845 VKN/PYRS *B 2589750 VKN/PYRS *C 2668432 VKN/PYRS *D 2779867 VKN Document #: 001-09880 Rev. *D ® 32 Mbit (2M x ...
Page 13
... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...