N25Q128A13BF840F NUMONYX, N25Q128A13BF840F Datasheet - Page 46

no-image

N25Q128A13BF840F

Manufacturer Part Number
N25Q128A13BF840F
Description
IC SRL FLASH 128MB NMX 8-VDFPN
Manufacturer
NUMONYX
Series
Forté™r
Datasheet

Specifications of N25Q128A13BF840F

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
128M (16M x 8)
Speed
108MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
N25Q128A13BF840F
Manufacturer:
NSC
Quantity:
244
Part Number:
N25Q128A13BF840F
Manufacturer:
ST
0
Part Number:
N25Q128A13BF840F
Manufacturer:
ST
Quantity:
20 000
Part Number:
N25Q128A13BF840F
0
Protection modes
7
7.1
7.2
46/157
Protection modes
There are protocol-related and specific hardware and software protection modes. They are
described below.
SPI Protocol-related protections
This applies to all three protocols. The environments where non-volatile memory devices
are used can be very noisy. No SPI device can operate correctly in the presence of
excessive noise. To help combat this, the N25Q128 features the following data protection
mechanisms:
This bit is also returned to its reset state after all the analogous events in DIO-SPI and QIO-
SPI protocol modes.
Specific hardware and software protection
There are two software protected modes, SPM1 and SPM2, that can be combined to protect
the memory array as required. The SPM2 can be locked by hardware with the help of the W
input pin.
Power On Reset and an internal timer (tVTW) can provide protection against
inadvertent changes while the power supply is outside the operating specification.
Program, Erase, WRSR, WRLR, WRNVCR, WRVCR, WRVECR instructions
instructions are checked to ensure the instruction includes a number of clock pulses
that is a multiple of a byte before they are accepted for execution.
All instructions that modify data must be preceded by a Write Enable (WREN)
instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state
by the following events (in Extended SPI protocol mode):
Power-up
Write Disable (WRDI) instruction completion
Write Status Register (WRSR) instruction completion
Write to Lock Register (WRLR) instruction completion
Program OTP (POTP) instruction completion
Page Program (PP) instruction completion
Dual Input Fast Program (DIFP) instruction completion
Dual Input Extended Fast Program (DIEFP) instruction completion
Quad Input Fast Program (QIFP) instruction completion
Quad Input Extended Fast Program (QIEFP) instruction completion
Subsector Erase (SSE) instruction completion
Sector Erase (SE) instruction completion
Bulk Erase (BE) instruction completion
Write Non-Volatile Configuration Register (WRNVCR) instruction completion
Write Volatile Configuration Register (WRVCR) instruction completion
Write Volatile Enhanced Configuration Register (WRVECR) instruction completion
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2010 Micron Technology, Inc. All rights reserved.
N25Q128 - 3 V

Related parts for N25Q128A13BF840F