ADP1046DC1-EVALZ Analog Devices, ADP1046DC1-EVALZ Datasheet - Page 62

• Manufacturer Part Number: ADP1046DC1-EVALZ
• Description: Daughter Cards & OEM Boards ADP1046 Daughter Card
• Manufacturer: Analog Devices
• Series: ADP1046r

Specifications of ADP1046DC1-EVALZ

• Rohs: yes
• Product: Daughter Cards
• Description/function: 100 kHz daughter board
• Interface Type: I2C
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 3.3 V
• Factory Pack Quantity: 1
• For Use With: ADP1046

Table 52. Register 0x34—VS1 Undervoltage Limit (UVP)
Bits
7
[6:0]
Table 53. Register 0x35—Line Impedance Limit
Bits
[7:0]
Table 54. Register 0x36—Load Line Impedance
Bits
7
[6:4]
3
[2:0]
ADP1046
Bit Name
End of cycle
shutdown
VS1 UVP setting
Bit Name
Line impedance
limit
Bit Name
Load line enable
Slew rate
Reserved
Load line setting
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
This bit is valid only when the OUTAUX pin is used for regulation. When any flag shuts down the
power supply, the OUTAUX PWM is immediately shut down. This bit specifies when the other PWM
outputs are shut down.
1 = all other PWM outputs are shut down at the end of the switching cycle.
0 = all other PWM outputs are immediately shut down.
These bits set the UVP limit to one of 128 settings. The UVP limit can be programmed from 0% to
158.75% of the nominal VS1 voltage. Each LSB increases the voltage by 158.75%/128 = 1.25%. In
reality, there are 81 usable settings, which program the UVP threshold from 0% to 100% of the
nominal VS1 voltage. The VS1 UVP threshold is calculated as follows:
VS1_UVP_Threshold = [(VS1_UVP_Setting + 1)/128] × 1.6 V − 12.5 mV
For example, if the VS1 UVP setting is 60, then
VS1_UVP_Threshold = [(60 + 1)/128] × 1.6 V − 12.5 mV = 750 mV
Setting these bits to 0 gives a UVP limit of 0% of the nominal VS1 voltage.
Setting these bits to 72 (0x48) gives a UVP limit of 90% of the nominal VS1 voltage.
Setting these bits to 76 (0x4C) gives a UVP limit of 95% of the nominal VS1 voltage.
Setting these bits to 80 (0x50) gives a UVP limit of 100% of the nominal VS1 voltage.
Setting these bits to 127 (0x7F) gives a UVP limit of 158.75% of the nominal VS1 voltage.
Description
This value sets the threshold at which the line impedance flag is enabled. This 8-bit value is
compared with the line impedance value (Register 0x1F). If the line impedance value exceeds this
value, the line impedance flag is set (Register 0x02, Bit 2).
Description
Set this bit to enable the load line.
These bits set the load line slew rate limit, which determines the maximum slew rate for changing
the reference when adjusting the output load line value.
Bit 6
0
0
0
0
1
1
1
1
Reserved.
These bits specify how much the output voltage decreases from nominal at full load. The amount
of output resistance introduced can be calculated as follows (these bits specify the value of N):
R
For more information, see the Digital Load Line and Slew Rate section.
Bit 2
0
0
0
0
1
1
1
1
OUT
= 0.1 × V
Bit 1
0
0
1
1
0
0
1
1
Bit 5
0
0
1
1
0
0
1
1
OUT_NOM
× CS2 R
Rev. B | Page 62 of 92
Bit 0
0
1
0
1
0
1
0
1
Bit 4
0
1
0
1
0
1
0
1
SENSE
/(CS2 Range × 2
Impedance Setting
Setting 0
Setting 1
Setting 2
Setting 3
Setting 4
Setting 5
Setting 6
Setting 7
Maximum Slew Rate Duration
200 mV/ms
100 mV/ms
50 mV/ms
25 mV/ms
12.5 mV/ms
6.25 mV/ms
3.125 mV/ms
1.5625 mV/ms (4 LSB/ms)
N
).
Data Sheet