CY7C1351G-100AXC Cypress Semiconductor Corp, CY7C1351G-100AXC Datasheet

IC SRAM 4.5MBIT 100MHZ 100LQFP

CY7C1351G-100AXC

Manufacturer Part Number
CY7C1351G-100AXC
Description
IC SRAM 4.5MBIT 100MHZ 100LQFP
Manufacturer
Cypress Semiconductor Corp
Type
Synchronousr
Datasheet

Specifications of CY7C1351G-100AXC

Memory Size
4.5M (128K x 36)
Package / Case
100-LQFP
Format - Memory
RAM
Memory Type
SRAM - Synchronous
Speed
100MHz
Interface
Parallel
Voltage - Supply
3.135 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Access Time
8 ns
Maximum Clock Frequency
100 MHz
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3.135 V
Maximum Operating Current
205 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Number Of Ports
4
Operating Supply Voltage
3.3 V
Memory Configuration
128K X 36
Clock Frequency
100MHz
Supply Voltage Range
3.135V To 3.6V
Memory Case Style
TQFP
No. Of Pins
100
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
428-2117
CY7C1351G-100AXC

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C1351G-100AXC
Manufacturer:
CYP
Quantity:
10 104
Part Number:
CY7C1351G-100AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1351G-100AXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C1351G-100AXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
4-Mbit (128 K × 36) Flow-through SRAM with NoBL™ Architecture
Features
Note
Cypress Semiconductor Corporation
Document Number: 38-05513 Rev. *H
Logic Block Diagram
1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.
CEN
CLK
Can support up to 133-MHz bus operations with zero wait
states
Pin compatible and functionally equivalent to ZBT™ devices
Internally self-timed output buffer control to eliminate the need
to use OE
Registered inputs for flow-through operation
Byte write capability
128 K × 36 common I/O architecture
2.5 V/3.3 V I/O power supply (V
Fast clock-to-output times
Clock enable (CEN) pin to suspend operation
Synchronous self-timed writes
Asynchronous output enable
Available in Pb-free 100-pin TQFP package, Pb-free and
non Pb-free 119-ball BGA package
Burst capability—linear or interleaved burst order
Low standby power
Data is transferred on every clock
6.5 ns (for 133-MHz device)
A0, A1, A
ADV/LD
MODE
BW
BW
BW
BW
C
WE
CE1
CE2
CE3
ZZ
OE
A
D
B
C
CE
ADDRESS
REGISTER
DDQ
)
READ LOGIC
SLEEP
Control
WRITE ADDRESS
AND DATA COHERENCY
REGISTER
WRITE REGISTRY
CONTROL LOGIC
ADV/LD
198 Champion Court
4-Mbit (128 K × 36) Flow-through SRAM
C
A1
A0
D1
D0
BURST
LOGIC
Q1
Q0
Functional Description
The CY7C1351G
flow-through burst SRAM designed specifically to support
unlimited true back-to-back read/write operations without the
insertion of wait states. The CY7C1351G is equipped with the
advanced No Bus Latency™ (NoBL™) logic required to enable
consecutive Read/Write operations with data being transferred
on every clock cycle. This feature dramatically improves the
throughput of data through the SRAM, especially in systems that
require frequent write-read transitions.
All synchronous inputs pass through input registers controlled by
the rising edge of the clock. The clock input is qualified by the
clock enable (CEN) signal, which when deasserted suspends
operation and extends the previous clock cycle. Maximum
access delay from the clock rise is 6.5 ns (133-MHz device).
Write operations are controlled by the four byte write select
(BW
with on-chip synchronous self-timed write circuitry.
Three synchronous chip enables (CE
asynchronous output enable (OE) provide for easy bank
selection and output tri-state control. In order to avoid bus
contention, the output drivers are synchronously tri-stated during
the data portion of a write sequence.
A0'
A1'
DRIVERS
WRITE
[A:D]
) and a write enable (WE) input. All writes are conducted
with NoBL™ Architecture
San Jose
MEMORY
ARRAY
[1]
REGISTER
,
INPUT
is a 3.3 V, 128 K × 36 synchronous
CA 95134-1709
M
N
A
E
E
P
S
S
S
E
Revised November 29, 2010
D
A
A
N
G
T
T
E
E
R
S
I
1
, CE
CY7C1351G
O
U
U
B
U
R
T
P
T
F
F
E
S
E
2
, CE
408-943-2600
3
DQs
DQP
DQP
DQP
DQP
) and an
A
B
C
D
[+] Feedback

Related parts for CY7C1351G-100AXC

CY7C1351G-100AXC Summary of contents

Page 1

... The CY7C1351G flow-through burst SRAM designed specifically to support unlimited true back-to-back read/write operations without the insertion of wait states. The CY7C1351G is equipped with the advanced No Bus Latency™ (NoBL™) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions ...

Page 2

... Read/Write Waveforms ............................................. 11 NOP, STALL and DESELECT Cycles ....................... 12 ZZ Mode Timing ........................................................ 12 Ordering Information ...................................................... 13 Ordering Code Definitions ......................................... 13 Package Diagrams .......................................................... 14 Acronyms ........................................................................ 16 Document Conventions ................................................. 16 Units of Measure ....................................................... 16 Document History Page ................................................. 17 Sales, Solutions, and Legal Information ...................... 18 Worldwide Sales and Design Support ....................... 18 Products .................................................................... 18 PSoC Solutions ......................................................... 18 CY7C1351G Page [+] Feedback ...

Page 3

... Maximum CMOS standby current Pin Configurations DQP DDQ BYTE DDQ DDQ BYTE DDQ DQP 30 D Document Number: 38-05513 Rev. *H 133 MHz 6.5 225 40 100-pin TQFP Pinout CY7C1351G CY7C1351G 100 MHz Unit 8.0 ns 205 DQP DDQ BYTE DDQ DDQ BYTE DDQ DQP A ...

Page 4

... Document Number: 38-05513 Rev. *H 119-ball BGA Pinout NC/18M ADV/ DQP NC/ CLK CEN DQP MODE NC/72M Description are fed to the two-bit burst counter. [1:0] to select/deselect the device select/deselect the device select/deselect the device. 2 CY7C1351G DDQ DQP DDQ DDQ DDQ DQP NC/288M NC/36M DDQ Page [+] Feedback ...

Page 5

... SRAM is deselected at clock rise by one of the chip enable signals, its output will be tri-stated immediately. Burst Read Accesses , and The CY7C1351G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four CY7C1351G . During write ...

Page 6

... ZZ inactive to exit sleep current RZZI Document Number: 38-05513 Rev. *H Burst Write Accesses The CY7C1351G has an on-chip burst counter that allows the section above. The user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD ...

Page 7

... L H None Next Current None [ data when OE is active. [A:D] is valid. Appropriate write will be done based on which byte write is active. X CY7C1351G OE CEN CLK L->H Tri-state L->H Tri-state L->H Tri-state L->H Tri-state L->H Data out ( L->H Data out ( L->H Tri-state L->H Tri-state ...

Page 8

... All speeds DD V > < inputs static /2), undershoot: V (AC) > –2 V (Pulse width less than t CYC IL (min.) within 200 ms. During this time V < V and CY7C1351G + 0 Ambient DDQ Temperature ( °C to +70 °C 3.3 V – 2.5 V – 40 °C to +85 °C Min Max 3.135 3.6 3.135 ...

Page 9

... EIA/JESD51 317  3 DDQ GND 351  INCLUDING JIG AND (b) SCOPE R = 1667  2 DDQ GND 1538  INCLUDING JIG AND (b) SCOPE CY7C1351G 100 TQFP 119 BGA Unit Max Max 100 TQFP 119 BGA Unit Package Package 30.32 34.1 °C/W 6.85 14.0 ° ...

Page 10

... V. DDQ is the time that the power needs to be supplied above V and t is less than t to eliminate bus contention between SRAMs when sharing the same OELZ CHZ CLZ CY7C1351G –133 –100 Unit Min Max Min Max 1 – 1 – ...

Page 11

... D(A2) Q(A3) Q(A4) D(A2+1) t OEHZ t OELZ BURST READ READ BURST WRITE Q(A3) Q(A4) READ D(A2+1) Q(A4+1) DON’T CARE UNDEFINED is LOW. When CE is HIGH HIGH CY7C1351G CHZ Q(A4+1) D(A5) Q(A6) D(A7) t DOH WRITE READ WRITE DESELECT D(A5) Q(A6) D(A7) is LOW HIGH ...

Page 12

... A3 A4 Q(A2) Q(A3) STALL READ WRITE STALL Q(A3) D(A4) DON’T CARE UNDEFINED DDZZ High-Z DON’T CARE is LOW. When CE is HIGH HIGH CY7C1351G CHZ D(A4) Q(A5) t DOH NOP READ DESELECT CONTINUE Q(A5) DESELECT t ZZREC t RZZI DESELECT or READ Only is LOW HIGH ...

Page 13

... Speed Package (MHz) Ordering Code Diagram 100 CY7C1351G-100AXC 51-85050 100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free 133 CY7C1351G-133AXC 51-85050 100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free Ordering Code Definitions CY 7C 1351 ...

Page 14

... Package Diagrams 100-pin TQFP (14 × 20 × 1.4 mm), 51-85050 Document Number: 38-05513 Rev. *H CY7C1351G 51-85050 *C Page [+] Feedback ...

Page 15

... Package Diagrams (continued) Document Number: 38-05513 Rev. *H 119-ball BGA (14 × 22 × 2.4 mm), 51-85115 CY7C1351G 51-85115 *C Page [+] Feedback ...

Page 16

... TTL transistor-transistor logic WE write enable Document Number: 38-05513 Rev. *H Document Conventions Units of Measure Symbol Unit of Measure ns nano seconds V Volts µA micro Amperes mA milli Amperes mm milli meter ms milli seconds MHz Mega Hertz pF pico Farad W Watts °C degree Celcius % percent CY7C1351G Page [+] Feedback ...

Page 17

... Document History Page Document Title: CY7C1351G 4-Mbit (128 K × 36) Flow-through SRAM with NoBL™ Architecture Document Number: 38-05513 Orig. of REV. ECN NO. Issue Date Change ** 224360 RKF See ECN *A 276690 See ECN VBL *B 333626 See ECN SYT *C 418633 RXU See ECN *D 480124 ...

Page 18

... Document Number: 38-05513 Rev. *H ZBT is a trademark of Integrated Device Technology, Inc. NoBL and No Bus Latency are trademarks of Cypress Semiconductor. All products and company names mentioned in this document may be the trademarks of their respective holders. cypress.com/go/plc Revised November 29, 2010 CY7C1351G PSoC Solutions psoc.cypress.com/solutions PSoC 1 | ...

Related keywords