M95010-WMN6TP STMicroelectronics, M95010-WMN6TP Datasheet - Page 42
![IC EEPROM 1KBIT 10MHZ 8SOIC](/photos/1/38/13851/497-8-soic_sml.jpg)
M95010-WMN6TP
Manufacturer Part Number
M95010-WMN6TP
Description
IC EEPROM 1KBIT 10MHZ 8SOIC
Manufacturer
STMicroelectronics
Datasheet
1.M95010-WMN6TP.pdf
(43 pages)
Specifications of M95010-WMN6TP
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
1K (128 x 8)
Speed
10MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Density
1Kb
Interface Type
Serial (SPI)
Organization
128x8
Access Time (max)
35ns
Frequency (max)
10MHz
Write Protection
Yes
Data Retention
40Year
Operating Supply Voltage (typ)
3.3/5V
Package Type
SOIC
Operating Temp Range
-40C to 85C
Supply Current
2mA
Operating Supply Voltage (min)
2.5V
Operating Supply Voltage (max)
5.5V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
8
Maximum Clock Frequency
5 MHz
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.5 V
Maximum Operating Current
2 mA
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
3.3 V, 5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8672-2
M95010-WMN6TP
M95010-WMN6TP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M95010-WMN6TP
Manufacturer:
TI
Quantity:
21 000
Part Number:
M95010-WMN6TP
Manufacturer:
ST
Quantity:
20 000
Revision history
42/43
Table 28.
06-Nov-2006
20-Mar-2008
24-Sep-2009
Date
Document revision history (continued)
Version
7
8
9
Document converted to new template,
moved to below
PDIP package removed. UFDFPN8 (MB) package added (see
and
and
Section 6.7: Cycling
information removed below
Figure 3: Bus master and memory devices on the SPI bus
T
Absolute maximum
Characteristics of previous product identified by process letter K removed.
CL modified in
below
Information in
modified. End timing line of t
t
Table
Plating technology
scheme.
Section 2.8: Supply voltage (VCC)
Section 3: Connecting to the SPI bus
Section 6.6: Write to Memory Array (WRITE)
Device grade 6 removed in the 4.5 to 5.5 V V
Table 16: DC characteristics (M950x0-R, device grade 6)
Table 18: AC characteristics (M950x0-W, device grade 6)
frequency changed from 5 MHz to 10 MHz.
Table 20: AC characteristics (M950x0-R, device grade 6)
frequency changed from 2 MHz to 5 MHz.
Section 10: Package mechanical
– Inches are calculated from millimeters and rounded to the third decimal
– UFDFPN8 package specifications modified.
Blank option removed below Plating technology in
information
Section 2.8: Supply voltage (VCC)
(WRSR)
Section 6.6: Write to Memory Array (WRITE)
I
V
modified in
Note added to
Figure 15: Serial input
output timing
Note added below
pitch dual flat package no lead 2 × 3mm, package
/W process option removed from
ECOPACK text updated. Small text changes.
CHHL
OL
LEAD
RES
digit.
and I
Table
Table
added to DC characteristics tables 13, 14,
18,
and t
Table 13
parameter modified,
Doc ID 6512 Rev 8
OH
updated.
Table
23) and SO8N package specifications updated (see
21). Packages are ECOPACK® compliant.
CHHH
Figure 20: AC characteristics (M950x0-R, device grade
scheme.
added to
updated.
Table 16
Table 20: AC characteristics (M950x0-R, device grade
Table 11: AC test measurement
and
17,
Section 6.3: Read Status Register
changed to t
Figure 20: UFDFPN8 (MLP8) — 8-lead ultra thin fine
and
Table
ratings.
Table
added.
Table
Table 7: Absolute maximum
timing,
Process
is no longer Preliminary data, I
18,
13.
25,
Note 1
Section 4: Operating
Section 2.8: Supply voltage (VCC)
SHQZ
Table 19
CLHL
Figure 16: Hold timing
Table 26
updated in
Changes
Table 24: Ordering information
data:
moved in
and
changed, and T
and t
updated.
modified.
and
Table 5: Status register format
Section 6.4: Write Status Register
CLHH
and
Table
Table 24: Ordering information
Figure
Table 27
M95040, M95020, M95010
, respectively in
CC
modified.
clarified.
conditions. Note removed
range
15
20.
features.
ratings.
A
Table 24: Ordering
outline.
17.
(RDSR).
and 16. t
added to
and
added.
CC
(seeTable
Figure 17: Serial
, I
modified:
modified.
modified:
modified.
CC1
CLQV
Figure
Table 7:
added and
Figure 18
Figure 20
and V
scheme.
8).
6).
16,
IL
6).