MCIMX6S7CVM08AB Freescale Semiconductor, MCIMX6S7CVM08AB Datasheet - Page 54

no-image

MCIMX6S7CVM08AB

Manufacturer Part Number
MCIMX6S7CVM08AB
Description
Processors - Application Specialized i.MX6 Solo rev 1.1
Manufacturer
Freescale Semiconductor
Type
Multimedia Applicationsr
Datasheet

Specifications of MCIMX6S7CVM08AB

Rohs
yes
Core
ARM Cortex A9
Processor Series
i.MX6
Data Bus Width
32 bit
Maximum Clock Frequency
800 MHz
Data Ram Size
128 KB
Maximum Operating Temperature
+ 105
Mounting Style
SMD/SMT
Package / Case
MAPBGA-624
Interface Type
I2C, I2S, UART, USB
Memory Type
L1/L2 Cache, ROM, SRAM
Minimum Operating Temperature
- 40 C
Number Of Timers
2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX6S7CVM08AB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
2
3
4
5
6
Electrical Characteristics
54
Reference
MAXCSO Output maximum delay from CSx
Number
MAXDTI
MAXCO
WE40A
WE41A
For more information on configuration parameters mentioned in this table, see the i.MX 6SoloLite reference manual.
CS Assertion. This bit field determines when CS signal is asserted during read/write cycles.
CS Negation. This bit field determines when CS signal is negated during read/write cycles.
t is axi_clk cycle time.
BE Assertion. This bit field determines when BE signal is asserted during read cycles.
BE Negation. This bit field determines when BE signal is negated during read cycles.
(muxed
(muxed
MAXDI
WE41
WE42
WE43
WE44
WE45
WE46
WE47
WE48
A/D)
A/D)
Table 38. EIM Asynchronous Timing Parameters Table Relative Chip Select (continued)
CSx_B Valid to ADV_B Invalid
CSx_B Valid to Output Data Valid
CSx_B Valid to Output Data Valid
Output Data Invalid to CSx_B
Invalid
Output maximum delay from
internal driving ADDR/control
FFs to chip outputs
internal driving FFs to CSx out
Data maximum delay from chip
input data to its internal FF
Input Data Valid to CSx_B Invalid
CSx_B Invalid to Input Data
invalid
CSx_B Valid to BEy_B Valid
(Write access)
BEy_B Invalid to CSx_B Invalid
(Write access)
DTACK maximum delay from
chip dtack input to its internal FF
+ 2 cycles for synchronization
Dtack Active to CSx_B Invalid
CSx_B Invalid to Dtack invalid
Parameter
i.MX 6SoloLite Applications Processors for Consumer Products, Rev. 1
WADVA + ADH + 1 - WCSA)
WE16 - WE6 + (WADVN +
Synchronous measured
WE14 - WE6 + (ADVN +
WE12 - WE6 + (WBEA -
WE7 - WE13 + (WBEN -
MAXCO - MAXCSO +
WE16 - WE6 - WCSA
MAXCO - MAXCSO +
WE17 - WE7 - CSN
Determination by
ADVA + 1 - CSA)
parameters
MAXDTI
MAXDI
CSA)
CSN)
10
10
10
6
0
0
1
ADVA + 1 - CSA)
-3 + (ADVN +
MAXCSO +
MAXCSO +
MAXCO -
MAXCO -
MAXDTI
MAXDI
Min
0
0
3 + (ADVN + ADVA + 1
3 + (WADVN + WADVA
+ ADH + 1 - WCSA)
-3 + (WBEN - CSN)
3 + (WBEA - CSA)
Freescale Semiconductor
3 - WCSA
3 - CSN
- CSA)
Max
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for MCIMX6S7CVM08AB