74AUP1G240GM-G NXP Semiconductors, 74AUP1G240GM-G Datasheet - Page 12

no-image

74AUP1G240GM-G

Manufacturer Part Number
74AUP1G240GM-G
Description
Buffers & Line Drivers 3V SINGLE BUF/LD INV 3S
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74AUP1G240GM-G

Product Category
Buffers & Line Drivers
Rohs
yes
Number Of Input Lines
1
Number Of Output Lines
1
Polarity
Inverting
Supply Voltage - Max
3.6 V
Supply Voltage - Min
0.8 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
XSON-6
High Level Output Current
- 4 mA
Logic Family
AUP
Logic Type
CMOS
Low Level Output Current
4 mA
Minimum Operating Temperature
- 40 C
Number Of Channels Per Chip
1
Output Type
3-State
Propagation Delay Time
21.6 ns at 1.1 V to 1.3 V, 12.3 ns at 1.4 V to 1.6 V, 9.5 ns at 1.65 V to 1.95 V, 7.1 ns at 2.3 V to 2.7 V, 6.4 ns at 3 V to 3.6 V
Factory Pack Quantity
5000
Part # Aliases
74AUP1G240GM,115
NXP Semiconductors
Table 10.
74AUP1G240
Product data sheet
Supply voltage
V
0.8 V to 1.6 V
1.65 V to 2.7 V
3.0 V to 3.6 V
Fig 9.
CC
Measurement points are given in
Enable and disable time
Logic levels: V
Measurement points
OL
and V
HIGH-to-OFF
OFF-to-HIGH
LOW-to-OFF
OFF-to-LOW
Input
V
0.5  V
0.5  V
0.5  V
output
OH
OE input
output
M
are typical output voltage drop that occur with the output load.
CC
CC
CC
GND
GND
V
V
V
Table
OH
CC
OL
V
All information provided in this document is subject to legal disclaimers.
I
10.
V
Rev. 4 — 29 June 2012
M
enabled
outputs
t
Output
V
0.5  V
0.5  V
0.5  V
PLZ
t
PHZ
M
CC
CC
CC
V
X
V
Y
Low-power inverting buffer/line driver; 3-state
disabled
outputs
V
V
V
V
t
X
OL
OL
OL
PZL
t
PZH
+ 0.1 V
+ 0.15 V
+ 0.3 V
V
M
V
M
outputs
enabled
mna644
74AUP1G240
V
V
V
V
Y
OH
OH
OH
© NXP B.V. 2012. All rights reserved.
 0.1 V
 0.15 V
 0.3 V
12 of 23

Related parts for 74AUP1G240GM-G