72V245L10TF IDT, 72V245L10TF Datasheet
72V245L10TF
Specifications of 72V245L10TF
Related parts for 72V245L10TF
72V245L10TF Summary of contents
Page 1
... RXO RESET LOGIC RS IDT, IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc. COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES ©2013 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. 3.3 VOLT CMOS SyncFIFO ...
Page 2
... There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall-Through (FWFT) mode. In IDT Standard Mode, the first word written to an empty FIFO will not appear on the data output lines unless a specific read operation is performed. A read ...
Page 3
... Table 1.) In the Daisy Chain Depth Expansion configuration, RXI is connected to RXO (Read Expansion Out) of the previous device. In the IDT Standard mode, the FF function is selected. FF indicates whether or not the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the FIFO memory ...
Page 4
... IDT72V205/72V215/72V225/72V235/72V245 3.3V CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 ABSOLUTE MAXIMUM RATINGS Symbol Rating V Terminal Voltage (2) TERM with respect to GND T Storage STG Temperature I DC Output Current OUT NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device ...
Page 5
... PAF NOTES: 1. Industrial temperature range product for the 15ns speed grade is available as a standard device. All other speed grades are available by special order. 2. Pulse widths less than minimum values are not allowed. 3. Values guaranteed by design, not currently tested applies to synchronous PAE and synchronous PAF only. ...
Page 6
... Reset (RS). During a RS operation, the First Load (FL), Read Expansion Input ( RXI), and Write Expansion Input (WXI) pins are used to select the timing mode per the truth table shown in Table 3. In IDT Standard Mode, the first word written to an empty FIFO will not appear on the data output lines unless a specific read operation is performed ...
Page 7
... NOTES Empty Offset (Default Values : IDT72V205 n = 31, IDT72V215 n = 63, IDT72V225/72V235/72V245 n = 127 Full Offset (Default Values : IDT72V205 m = 31, IDT72V215 m = 63, IDT72V225/72V235/72V245 m = 127 synchronous PAE/PAF configuration is selected , the PAE is asserted and 0 updated on the rising edge of RCLK only and not WCLK. Similarly, PAF is asserted and updated on the rising edge of WCLK only and not RCLK ...
Page 8
... In a daisy-chain depth expansion held HIGH for members of the expansion other than the "first load device". The RXI and WXI inputs are driven by the corresponding RXO and WXO outputs of the preceding device. TABLE 4 — REGISTER-BUFFERED FLAG OUTPUT OPTIONS — IDT STANDARD MODE ...
Page 9
... LOW after t . The Full Flag (FF) will reset to HIGH. The Empty RSF Flag (EF) will reset to LOW in IDT Standard mode but will reset to HIGH in FWFT mode. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values. ...
Page 10
... When there is no longer any free space left, IR goes HIGH, inhibiting further write operations. IR will go HIGH after D writes to the FIFO 257 writes for the IDT72V205, 513 for the IDT72V215, 1,025 for the IDT72V225, 2,049 for the IDT72V235 and 4,097 for the IDT72V245 ...
Page 11
... RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising SKEW1 edge of RCLK and the rising edge of WCLK is less than t 2. Select this mode by setting (FL, RXI, WXI) = (0,0,0), (0,1,1), (1,0,0) or (1,1,1) during Reset. Figure 6. Write Cycle Timing with Single Register-Buffered (IDT Standard Mode ...
Page 12
... COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES t REF VALID DATA t OHZ EF EF (IDT Standard Mode (maximum) = either 2 FRL CLK SKEW1 EF EF (IDT Standard Mode 4294 drw 4294 drw The CLK SKEW1 MARCH 2013 ...
Page 13
... DATA IN OUTPUT REGISTER 0 17 NOTES: 1. When t minimum specification, t (maximum SKEW1 FRL Latency Timing apply only at the Empty Boundary (EF = LOW). 2. Select this mode by setting (FL, RXI, WXI) = (0,0,0), (0,1,1), (1,0,0) or (1,1,1) during Reset. Figure 10. Single Register-Buffered Empty Flag Timing (IDT Standard Mode DATA WRITE t t WFF WFF t ENS DATA READ , then FF may not change state until the next WCLK edge ...
Page 14
... PAE offset. 2. For IDT Standard Mode. 3. For FWFT Mode. 4. PAE is asserted LOW on RCLK transition and reset to HIGH on WCLK transition. 5. Select this mode by setting (FL, RXI, WXI) = (0,0,0), (0,0,1), (0,1,0), (0,1,1) or (1,1,1) during Reset. Figure 13. Asynchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes ENH t ...
Page 15
... D = maximum FIFO Depth. In IDT Standard Mode 256 for the IDT72V205, 512 for the IDT72V215, 1,024 for the IDT72V225, 2,048 for the IDT72V235 and 4,096 for the IDT72V245. In FWFT Mode 257 for the IDT72V205, 513 for the IDT72V215, 1,025 for the IDT72V225, 2,049 for the IDT72V235 and 4,097 for the IDT72V245. ...
Page 16
... IDT72V205/72V215/72V225/72V235/72V245 3.3V CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 WCLK WXO t ENS WEN NOTE: 1. Write to Last Physical Location. RCLK RXO t ENS REN NOTE: 1. Read from Last Physical Location. WXI WCLK RXI RCLK TM t CLKH Note ...
Page 17
... IDT72V205/72V215/72V225/72V235/72V245 3.3V CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 COMMERCIAL AND INDUSTRIAL TM 17 TEMPERATURE RANGES MARCH 2013 ...
Page 18
... IDT72V205/72V215/72V225/72V235/72V245 3.3V CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 COMMERCIAL AND INDUSTRIAL TM 18 TEMPERATURE RANGES MARCH 2013 ...
Page 19
... D = maximum FIFO Depth. In IDT Standard Mode 256 for the IDT72V205, 512 for the IDT72V215, 1,024 for the IDT72V225, 2,048 for the IDT72V235 and 4,096 for the IDT72V245. In FWFT Mode 257 for the IDT72V205, 513 for the IDT72V215, 1,025 for the IDT72V225, 2,049 for the IDT72V235 and 4,097 for the IDT72V245. ...
Page 20
... RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH after one WCLK cycle plus t SKEW1 edge of RCLK and the rising edge of WCLK is less than HIGH. 3. Select this mode by setting (FL, RXI, WXI) = (0,1,0) or (1,1,0) during Reset. Figure 25. Write Cycle Timing with Double Register-Buffered (IDT Standard Mode ...
Page 21
... WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH after one RCLK cycle plus t SKEW1 edge of WCLK and the rising edge of RCLK is less than HIGH 3. Select this mode by setting (FL, RXI, WXI) = (0,1,0) or (1,1,0) during Reset. Figure 26. Read Cycle Timing with Double Register-Buffered (IDT Standard Timing) WCLK t ENS WEN ...
Page 22
... Figure 28. Block Diagram of Single 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18 Synchronous FIFO WIDTH EXPANSION CONFIGURATION Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the Empty Flag/Output Ready and Full Flag/Input Ready. ...
Page 23
... IDT72V205/72V215/72V225/72V235/72V245 3.3V CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18 DEPTH EXPANSION CONFIGURATION — DAISY CHAIN TECHNIQUE (WITH PROGRAMMABLE FLAGS) These devices can easily be adapted to applications requiring more than 256/512/1,024/2,048/4,096 words of buffering. Figure 30 shows Depth Expansion using three IDT72V205/72V215/72V225/72V235/72V245s ...
Page 24
... The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 31 shows a depth expansion using two IDT72V205/72V215/72V225/72V235/72V245 devices. Care should be taken to select FWFT mode during Master Reset for all FIFOs in the depth expansion configuration. The first word written to an empty configuration will pass from one FIFO to the next (“ ...
Page 25
... Clock Cycle Time (t Com'l & Ind'l Speed in Nanoseconds Commercial Only Low Power 256 x 18 ⎯ 3.3V SyncFIFO 512 x 18 ⎯ 3.3V SyncFIFO 1,024 x 18 ⎯ 3.3V SyncFIFO 2,048 x 18 ⎯ 3.3V SyncFIFO 4,096 x 18 ⎯ 3.3V SyncFIFO 4294 drw 32 for Tech Support: 408-360-1533 email: Flow-Controlhelp@idt.com ) CLK ...