TDA8595TH/N2S,112 NXP Semiconductors, TDA8595TH/N2S,112 Datasheet - Page 17

no-image

TDA8595TH/N2S,112

Manufacturer Part Number
TDA8595TH/N2S,112
Description
Audio Amplifiers GEN PURP 64W 45dB
Manufacturer
NXP Semiconductors
Datasheet

Specifications of TDA8595TH/N2S,112

Rohs
yes
Product
General Purpose Audio Amplifiers
Output Type
Fixed
Output Power
64 W
Maximum Power Dissipation
80 W
Mounting Style
SMD/SMT
Package / Case
HSOP-36
Common Mode Rejection Ratio (min)
45 dB
Factory Pack Quantity
30
NXP Semiconductors
TDA8595
Product data sheet
7.14 Offset detection
7.15 DC load detection
Table 4.
The offset detection can be performed with no input signal (for instance when the DSP is
in mute after a start-up) or with an input signal. In I
output offset is performed, the I
BTL output voltage is within a window with threshold of 1.75 V typical, the latches DBx[D2]
are reset and setting is disabled. If, for instance, after one second an I
performed again and the offset bits are still set, the output has not crossed the offset
threshold during the last second (see
below 1 Hz (one second I
present.
When the DC load detection is enabled with bit IB1[D1], an offset is slowly applied at the
output of the amplifiers during the start-up cycle and the load currents are measured.
Different load levels will be detected to differentiate between normal load, line driver load
or open load (see
Diagnostic
information
Speaker protection
(missing current)
Offset detection
Load detection
Overvoltage
Fig 12. Offset detection
Diagnostic information availability
All information provided in this document is subject to legal disclaimers.
Figure
offset
threshold
offset
threshold
I
2
Rev. 4 — 26 February 2013
C-bus mode only
I
DIAG pin
can be enabled
no
no
yes
2
C-bus mode
13).
2
C-bus read interval) or an output offset of more than 1.75 V is
2
C-bus latches DBx[D2] will be set. When the amplifier
read = set bit
Figure
disabled
V
V
setting
reset:
O
O
= V
= V
I
2
OUT+
OUT+
C-bus controlled 4  45 W power amplifier
…continued
12). This can mean the applied frequency is
STB pin
no
no
no
no
V
V
2
OUT
OUT
DB1 bit D2 set
C-bus mode, if an I
read = offset
t = 1 s:
t = 1 s:
read = no offset
DB1 bit D2 reset
001aad175
t
t
Legacy mode
DIAG pin
yes
no
no
yes
2
TDA8595
2
C-bus read is
© NXP B.V. 2013. All rights reserved.
C-bus read of the
17 of 51

Related parts for TDA8595TH/N2S,112