KSZ8851-16MLLU TR Micrel, KSZ8851-16MLLU TR Datasheet - Page 36

no-image

KSZ8851-16MLLU TR

Manufacturer Part Number
KSZ8851-16MLLU TR
Description
Ethernet ICs Single-Port Ethernet Controller (Automotive Grade)
Manufacturer
Micrel
Datasheet

Specifications of KSZ8851-16MLLU TR

Rohs
yes
Product
Ethernet Controllers
Package / Case
LQFP-48
Mounting Style
SMD/SMT
Micrel, Inc.
KSZ8851-16MLL/MLLI
CPU Interface I/O Registers
The KSZ8851-16MLL provides an SRAM-like asynchronous bus interface for the CPU to access its internal I/O registers.
I/O registers serve as the address that the microprocessor uses when communicating with the device. This is used for
configuring operational settings, reading or writing control, status information, and transferring packets. The KSZ8851-
16MLL can be programmed to interface with either Big-Endian or Little-Endian processor.
I/O Registers
The following I/O Space Mapping Tables apply to 8 or 16-bit bus interface. Depending upon the bus mode selected, each
I/O access can be performed the following operations:
In 8-bit bus mode, there are 256 address locations which is based on SD[7:0] for address when CMD=1. The SD[7:0] is
for data when CMD=0.
In 16-bit bus mode, there are 64 address locations which is based on SD[7:2] ([1:0] is “Do Not Care”) for address and
SD[15:12] for Byte Enable BE[3:0] (either one byte or two bytes) when CMD=1. The SD[15:0] is for data when CMD=0.
May 2012
36
M9999-050112-2.1

Related parts for KSZ8851-16MLLU TR