MK10DX128VLF5 Freescale Semiconductor, MK10DX128VLF5 Datasheet - Page 51

• Manufacturer Part Number: MK10DX128VLF5
• Description: ARM Microcontrollers - MCU Kinetis 128K Flex
• Manufacturer: Freescale Semiconductor

Specifications of MK10DX128VLF5

• Rohs: yes
• Core: ARM Cortex M4
• Processor Series: K10P32M50SF0
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 128 KB
• Data Ram Size: 16 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 1.71 V to 3.6 V
• Operating Temperature Range: - 40 C to + 105 C
• Package / Case: LQFP-48
• Mounting Style: SMD/SMT

Table 33. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)
1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear
6.9 Human-machine interfaces (HMI)
6.9.1 TSI electrical specifications
Freescale Semiconductor, Inc.
S12
S13
S14
S15
S16
S17
S18
S19
I2S_TX_BCLK/
I2S_RX_BCLK (input)
I2S_TX_FS/
I2S_RX_FS (output)
I2S_TX_FS/
I2S_RX_FS (input)
I2S_TXD
I2S_RXD
Symbol
V
C
Num.
DDTSI
ELE
(continued)
Operating voltage
Target electrode capacitance range
Description
I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low
(input)
I2S_TX_FS/I2S_RX_FS input setup before
I2S_TX_BCLK/I2S_RX_BCLK
I2S_TX_FS/I2S_RX_FS input hold after
I2S_TX_BCLK/I2S_RX_BCLK
I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid
I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid
I2S_RXD setup before I2S_RX_BCLK
I2S_RXD hold after I2S_RX_BCLK
I2S_TX_FS input assertion to I2S_TXD output valid
S15
S15
Figure 22. I2S/SAI timing — slave modes
S12
Characteristic
Table 34. TSI electrical specifications
S19
S13
K10 Sub-Family Data Sheet, Rev. 4 5/2012.
S17
S11
Table continues on the next page...
S18
S12
S16
1
1.71
Min.
1
45%
30
3
—
0
30
2
—
S15
Peripheral operating requirements and behaviors
Min.
Typ.
20
—
55%
—
—
63
—
—
—
72
Max.
Max.
500
3.6
MCLK period
ns
ns
ns
ns
ns
ns
ns
S14
Unit
pF
V
Unit
S16
S16
Notes
1
51