MAX1178AEUP Maxim Integrated, MAX1178AEUP Datasheet - Page 8

• Manufacturer Part Number: MAX1178AEUP
• Description: Analog to Digital Converters - ADC
• Manufacturer: Maxim Integrated

Specifications of MAX1178AEUP

• Number Of Channels: 1
• Architecture: SAR
• Conversion Rate: 135 KSPs
• Resolution: 16 bit
• Input Type: Single-Ended
• Snr: 91 dB
• Interface Type: Parallel
• Operating Supply Voltage: 4.75 V to 5.25 V
• Maximum Operating Temperature: + 85 C
• Package / Case: TSSOP-20
• Maximum Power Dissipation: 879 mW
• Minimum Operating Temperature: - 40 C
• Number Of Converters: 1
• Voltage Reference: 4.096 V

16-Bit, 135ksps, Single-Supply ADCs with
Bipolar Analog Input Range
Figure 2. MAX1178/MAX1188 Timing Diagram
Select standby mode or shutdown mode with the R/C
bit during the second falling edge of CS (see the
Selecting Standby or Shutdown Mode section). The
MAX1178/MAX1188 automatically enter either standby
mode (reference and buffer on) or shutdown (reference
and buffer off) after each conversion, depending on the
status of R/C during the second falling edge of CS.
The MAX1178/MAX1188 generate an internal conver-
sion clock to free the µP from the burden of running the
SAR conversion clock. Total conversion time (t
after entering hold mode (second falling edge of CS) to
end-of-conversion (EOC) falling is 4.7µs (max).
CS and R/C control acquisition and conversion in the
MAX1178/MAX1188 (Figure 2). The first falling edge of
CS powers up the device and puts it in acquire mode if
R/C is low. The convert start is ignored if R/C is high.
The MAX1178/MAX1188 need at least 12ms for the
internal reference to wake up and settle before starting
the conversion (C
powering up from shutdown.
8
_______________________________________________________________________________________
D7/D15–D0/D8
Applications Information
HBEN
EOC
R/C
CS
REFADJ
Starting a Conversion
= 0.1µF, C
t
t
HIGH-Z
CSL
DH
Power-Down Modes
t
ACQ
Internal Clock
t
CSH
REF
t
DOWN CONTROL
DS
= 10µF), if
REF POWER-
CONV
t
CONV
)
Figure 3. Typical Operating Circuit for the MAX1178/MAX1188
ANALOG INPUT
LOW
BYTE
t
DV
HIGH
BYTE
t
t
DO
DO
0.1µF
BYTE VALID
HIGH/LOW
AIN
R/C
CS
HBEN
+5V ANALOG
AV
t
DO1
DD
MAX1178
MAX1188
AGND DGND
BYTE VALID
+5V DIGITAL
HIGH/LOW
DV
D8–D15
REFADJ
DD
D0–D7
EOC
t
t
REF
EOC
BR
OR
µP DATA
BUS
0.1µF
0.1µF
HIGH-Z
10µF