74ACT1284MTCX Fairchild Semiconductor, 74ACT1284MTCX Datasheet - Page 4
![TXRX IEEE TTL COMPATIBLE 20TSSOP](/photos/6/96/69691/261-20-tssop_sml.jpg)
74ACT1284MTCX
Manufacturer Part Number
74ACT1284MTCX
Description
TXRX IEEE TTL COMPATIBLE 20TSSOP
Manufacturer
Fairchild Semiconductor
Series
74ACTr
Datasheet
1.74ACT1284MTCX.pdf
(7 pages)
Specifications of 74ACT1284MTCX
Logic Type
IEEE STD 1284 Translation Transceiver
Supply Voltage
4.5 V ~ 5.5 V
Number Of Bits
7
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-TSSOP
Number Of Transmitters
1
Number Of Receivers
1
Power Supply Requirement
Single
Package Type
TSSOP
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
20
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Dual Supply Voltage (typ)
Not RequiredV
Dual Supply Voltage (max)
Not RequiredV
Dual Supply Voltage (min)
Not RequiredV
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
www.fairchildsemi.com
t
t
t
t
t
t
t
t
t
t
C
C
PHL
PLH
PHL
PLH
pEnable
pDisable
SKEW
PLH
PHL
r
AC Electrical Characteristics
, t
Note 7: Open Drain
Note 8: This parameter is guaranteed but not tested, characterized only.
Note: Pulse Generator for all pulses; Rate
Capacitance
Symbol
IN
I/O
Symbol
f
A
A
B
B
Output Enable Time
HD to B
Output Disable Time
HD to B
Output Slew Rate
B
t
B
Input Capacitance
I/O Pin Capacitance
RISE
1
1
1
1
1
1
- A
- A
- B
- B
- B
- B
7
7
and t
4
4
7
7
to B
to B
to A
to A
(Note 7)
1
1
- B
- B
FALL
1
1
1
1
7
7
- B
- B
- A
- A
Parameter
7
7
4
4
Parameter
1.0 MHz; A
O
50 ; t
V
0.05
Min
CC
2.0
2.0
2.0
2.0
2.0
2.0
T
A
f
4.7V
2.5 ns, t
25 C
12.0
Typ
4.0
Max
20.0
20.0
20.0
20.0
20.0
20.0
0.40
120
5.5V
r
4
2.5 ns.
T
V
0.05
A
Min
CC
2.0
2.0
2.0
2.0
2.0
2.0
0 C to 70 C
4.7V
Units
pF
pF
Max
20.0
20.0
20.0
20.0
20.0
20.0
0.40
120
5.5V
V
V
T
CC
CC
A
V
0.05
Min
CC
2.0
2.0
2.0
2.0
2.0
2.0
OPEN (HD, DIR A
5.0V
40 C to 85 C
4.7V
Max
24.0
24.0
24.0
24.0
24.0
24.0
0.40
120
5.5V
Conditions
5
Units
- A
V/ns
ns
ns
ns
ns
ns
ns
ns
7
)
Number
Figure 1
Figure 2
Figure 3
Figure 3
Figure 2
Figure 2
Figure 4
(Note 8)
Figures
Figure
1, 2