ispLSI 3448-70LB432 Lattice, ispLSI 3448-70LB432 Datasheet - Page 3

• Manufacturer Part Number: ispLSI 3448-70LB432
• Description: CPLD - Complex Programmable Logic Devices USE ispMACH 4000V
• Manufacturer: Lattice

Specifications of ispLSI 3448-70LB432

• Product Category: CPLD - Complex Programmable Logic Devices
• Memory Type: EEPROM
• Number Of Macrocells: 256
• Maximum Operating Frequency: 83 MHz
• Delay Time: 18 ns
• Number Of Programmable I/os: 224
• Operating Supply Voltage: 5 V
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Package / Case: HBGA
• Mounting Style: SMD/SMT
• Factory Pack Quantity: 21
• Supply Current: 470 mA
• Supply Voltage - Max: 5.25 V
• Supply Voltage - Min: 4.75 V

All local logic block outputs are brought back into the
GRP so they can be connected to the inputs of any other
logic block on the device. The device also has 224 I/O
cells, each of which is directly connected to an I/O ball.
Each I/O cell can be individually programmed to be a
combinatorial input, a registered input, a latched input, an
output or a bidirectional I/O with 3-state control. The
signal levels are TTL compatible voltages and the output
drivers can source 4 mA or sink 8 mA. Each output can
be programmed independently for fast or slow output
slew rate to minimize overall output switching noise.
The 224 I/O cells are grouped into 14 sets of 16 bits. Each
of these I/O groups is associated with a logic Megablock
through the use of the ORP. Each Megablock is able to
provide one Product Term Output Enable (PTOE) signal
which is globally distributed to all I/O cells. That PTOE
signal can be generated within any GLB in the Megablock.
Each I/O cell can select one of 16 available OEs (two
Global OEs and 14 PTOEs).
Four Twin GLBs, 16 I/O cells and one ORP are con-
nected together to make a logic Megablock. The
Megablock is defined by the resources that it shares. The
outputs of the four Twin GLBs are connected to a set of
16 I/O cells by the ORP. The ispLSI 3448 device
contains 14 of these Megablocks.
The GRP has as its inputs the outputs from all of the Twin
GLBs and all of the inputs from the bidirectional I/O cells.
All of these signals are made available to the inputs of the
Twin GLBs. Delays through the GRP have been equal-
ized to minimize timing skew and logic glitching.
Description (continued)
3
Clocks in the ispLSI 3448 device are provided through
five dedicated signals. Three clocks are provided for the
Twin GLBs and the remaining two clocks are provided for
the I/O cells.
The table below lists key attributes of the device along
with the number of resources available.
An additional feature of the ispLSI 3448 is the Boundary
Scan capability, which is composed of cells connected
between the on-chip system logic and the device’s inputs
and outputs. All I/O have associated boundary scan
registers, with 3-state I/O using three boundary scan
registers and inputs using one.
The ispLSI 3448 supports all IEEE 1149.1 mandatory
instructions, which include BYPASS, EXTEST and
SAMPLE.
Key Attributes of the ispLSI 3448
Twin GLBs
Registers
I/O
Global Clocks
Global OE
Test OE
Specifications ispLSI 3448
Attribute
Quantity
672
224
Table 1-0003/3448
56
5
2
1