M12L64164A-5BG ESMT [Elite Semiconductor Memory Technology Inc.], M12L64164A-5BG Datasheet
M12L64164A-5BG
Related parts for M12L64164A-5BG
M12L64164A-5BG Summary of contents
Page 1
... Elite Semiconductor Memory Technology Inc. 54 Pin TSOP (Type II) (400mil x 875mil ) PRODUCT NO. M12L64164A-5TG M12L64164A-6TG M12L64164A-7TG M12L64164A-5BG M12L64164A-6BG M12L64164A-7BG 54 Ball FVBGA (8mmx8mm DQ15 DQ14 DQ13 DQ12 DQ11 DQ10 ...
Page 2
... Data inputs / outputs are multiplexed on the same pins. Power and ground for the input buffers and the core logic. Isolated power supply and ground for the output buffers to provide improved noise immunity. This pin is recommended to be left No Connection on the device. M12L64164A L(U)DQM DQ Publication Date: Mar. 2007 Revision: 3.0 ...
Page 3
... ≤ 10ns acceptable. ≤ 10ns acceptable 0.3V, all other pins are not under test = 0V. DD ≤ OUT DD ° 1MHZ) SYMBOL C IN1 C IN2 C OUT M12L64164A VALUE UNIT -1.0 ~ 4.6 V -1.0 ~ 4.6 V ° -55 ~ +150 ° ) MAX UNIT 0.4 ...
Page 4
... CKE ≥ CLK V , tcc = IH(min) IL(max) input signals are stable mA, Page Burst, All Bank active OL Burst Length = 4, CAS Latency = 3 ≥ tcc(min) RC RC(min) CC ≤ CKE 0.2V M12L64164A VERSION UNIT NOTE - 100 1 ...
Page 5
... RAS(max RC(min RFC(min CDL(min RDL(min BDL(min CCD(min after self refresh exit. RFC M12L64164A ° ) UNIT Vtt = 1.4V Ω 50 Ω Z0 =50 50pF (Fig Output Load Circuit UNIT NOTE - ...
Page 6
... SYMBOL MIN MAX MIN 4 SAC - 6 - 2 2.0 - 2.5 t 2 2 1 SLZ - 5 SHZ - 5.5 - M12L64164A -7 UNIT NOTE MAX MIN MAX Publication Date: Mar. 2007 Revision: 3 ...
Page 7
... RC RAS RP RRD 63ns 42ns 20ns 14ns M12L64164A (Unit : number of clock RCD CCD CDL RDL 15ns 5ns 5ns 10ns ...
Page 8
... X X Exit Entry Exit Valid , X = Don’t Care Logic High , L = Logic Low ) M12L64164A DQM A13 WE A10/AP A9~A0 A12 CODE Row Address L Column ...
Page 9
... Reserved Reserved Reserved Reserved Reserved Reserved M12L64164A Burst Length Burst Length Type Sequential Interleave Reserved Reserved ...
Page 10
... M12L64164A Interleave Interleave ...
Page 11
... A10/AP~A11 and A13~A12. The write burst length is programmed using A9. A7~A8, A10/AP~A11 and A13~A12 must be set to low for normal SDRAM operation. Refer to the table for specific codes for various burst length, burst type and CAS latencies. Publication Date: Mar. 2007 Revision: 3.0 M12L64164A 11/45 ...
Page 12
... Entry to power-down, Auto refresh, Self refresh and Mode register set etc. is possible only when all banks are in idle state. M12L64164A after the last data input to RDL is defined as the minimum number of clock RP ...
Page 13
... The self refresh is exited by restarting the external clock and then asserting high on CKE. This must be followed by NOP’s for a minimum time of t RAS reaches idle state to begin normal operation. with clock cycle RFC M12L64164A before the SDRAM RFC Publication Date: Mar. 2007 Revision: 3.0 13/45 ...
Page 14
... RAS CAS WE = Low) The M12L64164A has a mode register that defines how the device operates. In this command, A0 through A13 are the data input pins. After power on, the mode register set command must be executed to initialize the device. The mode register can be set only when all banks are in idle state. During 2CLK (t ) following this command, the M12L64164A cannot accept any other commands ...
Page 15
... Before executing CBR refresh, all banks must be precharged. After this cycle, all banks will be in the idle (precharged) state and ready for a row activate command. During t period (from refresh command to refresh or activate command), the RC M12L64164A cannot accept any other command. Elite Semiconductor Memory Technology Inc. M12L64164A CLK H CKE ...
Page 16
... CS , RAS , CAS , CKE = Low , WE = High) After the command execution, self refresh operation continues while CKE remains low. When CKE goes to high, the M12L64164A exits the self refresh mode. During self refresh mode, refresh interval and refresh operation are performed internally, so there is no need for external control. ...
Page 17
... M12L64164A ...
Page 18
... M12L64164A ...
Page 19
... D Q Elite Semiconductor Memory Technology Inc M12L64164A D 3 Publication Date: Mar. 2007 Revision: 3.0 19/45 ...
Page 20
... M12L64164A Publication Date: Mar. 2007 Revision: 3.0 20/45 ...
Page 21
... M12L64164A ...
Page 22
... determinates the last data write. RDL min delay) with DQM. RAS M12L64164A * ...
Page 23
... from self refresh exit command, any other command can not be accepted. M12L64164A Publication Date: Mar. 2007 Revision: 3.0 23/45 ...
Page 24
... During read/write burst with auto precharge, RAS interrupt can not be issued. Before the end of burst, new read/write stops read/write burst and starts new read/write burst. During read/write burst with auto precharge, CAS interrupt can not be issued. M12L64164A Publication Date: Mar. 2007 Revision: 3.0 24/45 ...
Page 25
... NOP (Continue Burst to End ILLEGAL X BA CA, A10/AP ILLEGAL X BA RA, RA10 ILLEGAL ILLEGAL M12L64164A ACTION Row Active) Row Active) Row active Row Active) Row Active) Row active Row Active) Row Active) Row Active) Row Active) Publication Date: Mar. 2007 Revision: 3.0 Note 2 2 ...
Page 26
... ILLEGAL ILLEGAL ILLEGAL BA = Bank Address CA = Column Address M12L64164A ACTION Idle after tRP Idle after tRP Idle after tRPL Row Active after tRCD Row Active after tRCD Idle after tRFC Idle after tRFC Idle after 2clocks Idle after 2clocks AP = Auto Precharge Publication Date: Mar ...
Page 27
... X X Begin Clock Suspend next cycle Exit Clock Suspend next cycle Maintain Clock Suspend must be satisfy before any command other than exit. SS M12L64164A ACTION Note Idle after tRFC (ABI) 6 Idle after tRFC (ABI) 6 ABI 7 ABI Publication Date: Mar ...
Page 28
... *Note M12L64164A *Note2,3 *Note4 *Note2 *Note 3 *Note4 ...
Page 29
... Enable auto precharge , precharge bank B at end of burst. 0 Enable auto precharge , precharge bank C at end of burst. 1 Enable auto precharge , precharge bank D at end of burst. Precharge 0 Bank A 1 Bank B 0 Bank C 1 Bank D X All Banks M12L64164A Publication Date: Mar. 2007 Revision: 3.0 29/45 ...
Page 30
... Elite Semiconductor Memory Technology Inc M12L64164A ...
Page 31
... RC *Note2 Qa1 Qa2 Qa3 Qa0 Qa0 Qa1 Qa2 Qa3 Row Active Precharge (A- Ban k) M12L64164A Cb0 Rb Rb Db2 Db0 Db1 *Note3 Db2 Db0 Db1 *Note3 W r ite (A- Bank) (A- Ban k) ) after the clock. ...
Page 32
... Read Write ( A - Bank ) ( A - Bank ) before row precharge , will be written. RDL M12L64164A ...
Page 33
... M12L64164A ...
Page 34
... M12L64164A ...
Page 35
... Precharge (A-Bank) Row Active (D-Bank) M12L64164A ...
Page 36
... Read with Auto Precharge ( A - Bank ) Auto Precharge Start Point before internal precharge start. RAS M12L64164A ...
Page 37
... Elite Semiconductor Memory Technology Inc M12L64164A ...
Page 38
... M12L64164A ...
Page 39
... M12L64164A Publication Date: Mar ...
Page 40
... prior to Row active command. SS M12L64164A ...
Page 41
... required before exit from self refresh. RAS M12L64164A Publication Date: Mar ...
Page 42
... Minimum 2 clock cycles should be met before new RAS activation. 3. Please refer to Mode Register Set table. Elite Semiconductor Memory Technology Inc. Auto Refresh Cycle M12L64164A Publication Date: Mar ...
Page 43
... D 22.22 BSC E 11.76 BSC 10.16 BSC L 0.40 0.50 0.60 0.016 0.020 0.024 0.80 REF e 0.80 BSC 0° 10° Θ M12L64164A SEE DETAIL 0.21 REF 0.665 REF A 1 -C- DETAIL "A" SECTION B-B Dimension in inch Min Norm Max 0.047 0.018 0.008 ...
Page 44
... Controlling dimension : Millimeter. Elite Semiconductor Memory Technology Inc. Dimension in mm Dimension in inch Min Norm Max Min 1.00 0.20 0.25 0.30 0.008 0.61 0.66 0.71 0.024 0.30 0.35 0.40 0.012 7.90 8.00 8.10 0.311 7.90 8.00 8.10 0.311 6.40 6.40 0.80 M12L64164A Norm Max 0.039 0.010 0.012 0.026 0.028 0.014 0.016 0.315 0.319 0.315 0.319 0.252 0.252 0.031 Publication Date: Mar. 2007 Revision: 3.0 44/45 ...
Page 45
... If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications. Elite Semiconductor Memory Technology Inc. Important Notice M12L64164A Publication Date: Mar. 2007 Revision: 3.0 45/45 ...