HY5DU561622ALT-K HYNIX [Hynix Semiconductor], HY5DU561622ALT-K Datasheet - Page 33

• Manufacturer Part Number: HY5DU561622ALT-K
• Description: 256M-S DDR SDRAM
• Manufacturer: HYNIX [Hynix Semiconductor]

Rev. 0.4/ May. 02
Note :
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS consists of
11. This derating table is used to increase tDS/tDH in case where the input slew-rate is below 0.5V/ns.
12. I/O Setup/Hold Plateau Derating. This derating table is used to increase tDS/tDH in case where the input level is flat below VREF
13. I/O Setup/Hold Delta Inverse Slew Rate Derating. This derating table is used to increase tDS/tDH in case where the DQ and
This calculation accounts for tDQSQ(max), the pulse width distortion of on-chip circuit and jitter.
Data sampled at the rising edges of the clock : A0~A12, BA0~BA1, CKE, /CS, /RAS, /CAS, /WE.
For command/address input slew rate>=1.0V/ns
For command/address input slew rate>=0.5V/ns and <1.0V/ns
This derating table is used to increase tIS/tIH in case where the input slew-rate is below 0.5V/ns.
Input Setup / Hold Slew-rate Derating Table.
CK, /CK slew rates are>=1.0V/ns
These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed by
design or tester correlation.
Data latched at both rising and falling edges of Data Strobes(LDQS/UDQS) : DQ, LDM/UDM.
Minimum of 200 cycles of stable input clocks after Self Refresh Exit command, where CKE is held high, is required to complete
Self Refresh Exit and lock the internal DLL circuit of DDR SDRAM.
Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this
value can be greater than the minimum specification limits for tCL and tCH).
tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern effects and p-channel to
n-channel variation of the output drivers.
Input Setup / Hold Slew-rate Derating Table.
+/-310mV for a duration of up to 2ns.
DQS slew rates differ. The Delta Inverse Slew Rate is calculated as (1/SlewRate1)-(1/SlewRate2). For example, if slew rate 1=
0.5V/ns and Slew Rate2=0.4V/n then the Delta Inverse Slew Rate=-0.5ns/V.
Input Setup / Hold Slew-rate
Input Setup / Hold Slew-rate
(1/SlewRate1)-(1/SlewRate2)
I/O Input Level
+280
V/ns
V/ns
mV
0.5
0.4
0.3
0.5
0.4
0.3
+/-0.25
+/- 0.5
ns/V
0
Delta tDS
Delta tDS
Delta tIS
+100
+150
+50
+75
+50
ps
ps
ps
Delta tDS
0
0
+100
+50
ps
0
Delta tDH
Delta tDH
Delta tIH
+150
+75
+50
ps
ps
ps
Delta tDH
0
0
0
0
+100
+50
ps
0
HY5DU56422A(L)T
HY5DU56822A(L)T
HY5DU561622A(L)T
33