S5935TFC AMCC [Applied Micro Circuits Corporation], S5935TFC Datasheet - Page 155

• Manufacturer Part Number: S5935TFC
• Description: PCI Product
• Manufacturer: AMCC [Applied Micro Circuits Corporation]

S5935 – PCI Product
The Add-On PTADR# input directly accesses the
Pass-Thru Address Register and drives the contents
onto the data bus (no BPCLK rising edge is required).
AMCC Confidential and Proprietary
Clock 0:
Clock 1:
Clock 2:
Clock 3:
Clock 4:
Clock 5:
Clock 6:
The PCI bus cycle address is stored in the S5935 Pass-Thru Address Register.
The PCI address is recognized as an access to Pass-Thru region 1. PCI data is stored in the S5935 Pass-Thru
Data Register. PTATN# is asserted to indicate a Pass-Thru access is occurring.
Pass-Thru status signals indicate what action is required by Add-On logic. Pass-Thru status outputs are valid
when PTATN# is active and are sampled by the Add-On at the rising edge of clock 2.
PTBURST#
PTNUM[1:0]
PTWR
PTBE[3:0]#
The PTADR# input is asserted to read the Pass-Thru Address Register. The byte enable, address, and
SELECT# inputs are changed during this clock to select the Pass-Thru Data Register during clock cycle 3.
SELECT#, byte enable, and the address inputs remain valid to read the Pass-Thru Data Register at offset 2Ch.
RD# is asserted to drive data register contents onto the DQ bus.
If PTRDY# is asserted at the rising edge of clock 4, PTATN# is immediately deasserted and the Pass-Thru
access is completed at clock 5.
If Add-On logic requires more time to read the Pass-Thru Data Register (slower memory or peripherals),
PTRDY# can be delayed, extending the cycle. PTRDY# asserted at the rising edge of clock 5 causes PTATN# to
be immediately deasserted.
PTATN# and PTBURST# deasserted at the rising edge of clock 6 indicates the Pass-Thru access is complete.
The S5935 can accept new Pass-Thru accesses from the PCI bus at clock 7.
Deasserted. The access has a single data phase.
01. Indicates the PCI access is to Pass-Thru region 1.
Asserted. The Pass-Thru access is a write.
0h. Indicate the Pass-Thru access is 32-bits.
The byte enables, address, and SELECT# inputs are
ignored when PTADR# is asserted. RD# and WR#
must not be asserted when PTADR# is asserted.
Revision 1.02 – June 27, 2006
Data Book
DS1527
155