GS880F18T GSI [GSI Technology], GS880F18T Datasheet
GS880F18T
Related parts for GS880F18T
GS880F18T Summary of contents
Page 1
... Functional Description Applications The GS880F18/32/36T is a 9,437,184 bit (8,388,608 bit for x32 version) high performance synchronous SRAM with a 2 bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPU’s, the device now finds application in synchronous SRAM applications ranging from DSP main store to networking chip set support ...
Page 2
GS880F18 100 Pin TQFP Pinout 100 DDQ ...
Page 3
GS880F32 100 Pin TQFP Pinout 100 DDQ ...
Page 4
GS880F36 100 Pin TQFP Pinout 100 DDQ ...
Page 5
TQFP Pin Description Pin Location 37, 36 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49, 50 63, 62, 59, 58, 57, 56, 53, 52 68, 69, 72, 73, 74, 75, 78, 79 ...
Page 6
GS880F18/32/36 Block Diagram Register A0- LBO ADV CK ADSC ADSP Power Down ZZ Control Note: Only x36 version ...
Page 7
Mode Pin Functions Mode Name Pin Name State Burst Order Control Power Down Control Note: There is a pull up device on the LBO pin and a pull down device on the ZZ pin, so those input pins can be ...
Page 8
Synchronous Truth Table Address Operation Used Deselect Cycle, Power None Down Deselect Cycle, Power Down None Deselect Cycle, Power None Down Read Cycle, Begin Burst External Read Cycle, Begin Burst External Write Cycle, Begin Burst External Read Cycle, Continue Burst ...
Page 9
Simplified State Diagram Notes: 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied Low. 2. The upper portion of the diagram assumes active use of only the Enable (E1E2) and Write (B and ...
Page 10
Simplified State Diagram with G Notes: 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use Use of “Dummy Reads” (Read Cycles with G High) may be used to make ...
Page 11
Absolute Maximum Ratings ) (All voltages reference Symbol Description V Voltage Voltage in V DDQ DDQ V Voltage on Clock Input Pin CK V Voltage on I/O Pins I/O V Voltage on Other ...
Page 12
... Junction to Ambient (at 200 lfm) Junction to Ambient (at 200 lfm) Junction to Case (TOP) Notes: 1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temper- ature air flow, board density, and PCB thermal resistance. 2. SCMI G-38-87. 3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1. ...
Page 13
Output Load Electrical Characteristics Symb Parameter ol Input Leakage Current I IL (except mode pins Input Current INZZ I Mode Pin Input Current INM I Output Leakage Current Output High Voltage OH ...
Page 14
Absolute Maximum Ratings ) (All voltages reference Symbol Description V Voltage Voltage in V DDQ DDQ V Voltage on Clock Input Pin CK V Voltage on I/O Pins I/O V Voltage on Other ...
Page 15
... Junction to Ambient (at 200 lfm) Junction to Ambient (at 200 lfm) Junction to Case (TOP) Notes: 1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temper- ature air flow, board density, and PCB thermal resistance. 2. SCMI G-38-87. 3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1. ...
Page 16
Output Load Electrical Characteristics Symb Parameter ol Input Leakage Current I IL (except mode pins Input Current INZZ I Mode Pin Input Current INM I Output Leakage Current Output High Voltage OH ...
Page 17
AC Electrical Characteristics Parameter Clock Cycle Time Clock to Output Valid Flow- Thru Clock to Output Invalid Clock to Output in Low-Z Clock HIGH Time Clock LOW Time Clock to Output in High Output Valid G to output ...
Page 18
Write Cycle Timing Single Write ADSP tS tH ADSC tS tH ADV ADV must be inactive for ADSP Write WR1 ...
Page 19
Flow Through Read-Write Cycle Timing Single Read ADSP ADSC ADV RD1 tOE ...
Page 20
Flow Through Read Cycle Timing Single Read ADSP ADSC ADV RD1 ...
Page 21
Sleep Mode Timing Diagram ADSP ADSC ZZ Rev: 1.03 3/2000 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. tKC tKH tKL tZZH tZZS Snooze 21/25 Preliminary GS880F18/36T-10/11/11.5/12/14 tZZR © 2000, Giga Semiconductor, ...
Page 22
Output Driver Characteristics 120.0 100.0 Pull Down Drivers 80.0 60.0 40.0 20.0 0.0 -20.0 -40.0 -60.0 Pull Up Drivers -80.0 -100.0 -120.0 -140.0 -0 Rev: 1.03 3/2000 Specifications cited are subject to change without notice. For ...
Page 23
TQFP Package Drawing Symbol Description Min. A1 Standoff 0.05 A2 Body Thickness 1.35 b Lead Width 0.20 c Lead Thickness 0.09 D Terminal Dimension 21.9 D1 Package Body 19.9 E Terminal Dimension 15.9 E1 Package Body 13.9 e Lead Pitch ...
Page 24
... GS880F36T-10 256K x 36 GS880F36T-11 256K x 36 GS880F36T--11.5 256K x 36 GS880F36T-12 256K x 36 GS880F36T-14 512K x 18 GS880F18T-10I 512K x 18 GS880F18T-11I 512K x 18 GS880F18T--11.5I 512K x 18 GS880F18T-12I 512K x 18 GS880F18T-14I 256K x 32 GS880F32T-10 256K x 32 GS880F32T-11 256K x 32 GS880F32T--11.5 256K x 32 ...
Page 25
Revision History Types of Changes DS/DateRev. Code: Old; Format or Content New GS880F18/36 1.00 11/1999J GS880F18/36T 1.00 880F18/36T K 1.02 1/2000L GS880F1836T Rev. 1.02 1/2000L; GS880F1836T Rev. 1.03 3/2000N Rev: 1.03 3/2000 Specifications cited are subject to change without notice. ...