M378B2873GB0 SAMSUNG [Samsung semiconductor], M378B2873GB0 Datasheet - Page 9

• Manufacturer Part Number: M378B2873GB0
• Description: 240pin Unbuffered DIMM based on 1Gb G-die
• Manufacturer: SAMSUNG [Samsung semiconductor]

Unbuffered DIMM
8.1 Address Mirroring Feature
There is a via grid located under the DRAMs for wiring the CA signals (address, bank address, command, and control lines) to the DRAM pins. The length
of the traces from the vias to the DRAMs places limitations on the bandwidth of the module. The shorter these traces, the higher the bandwidth. To extend
the bandwidth of the CA bus for DDR3 modules, a scheme was defined to reduce the length of these traces.
The pins on the DRAM are defined in a manner that allows for these short trace lengths. The CA bus pins in Columns 2 and 8, ignoring the mechanical
support pins, do not have any special functions (secondary functions). This allows the most flexibility with these pins. These are address pins A3, A4, A5,
A6, A7, A8 and bank address pins BA0 and BA1. Refer to Table . Rank 0 DRAM pins are wired straight, with no mismatch between the connector pin
assignment and the DRAM pin assignment. Some of the Rank 1 DRAM pins are cross wired as defined in the table. Pins not listed in the table are wired
straight.
8.1.1 DRAM Pin Wiring Mirroring
Figure 1illustrates the wiring in both the mirrored and non-mirrored case. The lengths of the traces to the DRAM pins, is obviously shorter. The via grid is smaller as well.
Since the cross-wired pins have no secondary functions, there is no problem in normal operation. Any data written is read the same way. There are limi-
tations however. When writing to the internal registers with a "load mode" operation, the specific address is required. See the DDR3 UDIMM SPD specifi-
cation for these details. The controller must read the SPD and have the capability of de-mirroring the address when accessing the second rank.
SAMSUNG DDR3 dual rank UDIMM R/C B(2Rx8) and R/C E(2Rx8) Modules are using Mirrored Addresses mode.
Connector Pin
BA0
BA1
A3
A4
A5
A6
A7
A8
Figure 1. Wiring Differences for Mirrored and Non-Mirrored Addresses
Rank 0
BA0
BA1
A3
A4
A5
A6
A7
A8
datasheet
- 9 -
DRAM Pin
Rank 1
BA1
BA0
A4
A3
A6
A5
A8
A7
DDR3 SDRAM
Rev. 1.2