ZL30107GGG ZARLINK [Zarlink Semiconductor Inc], ZL30107GGG Datasheet - Page 3

no-image

ZL30107GGG

Manufacturer Part Number
ZL30107GGG
Description
GbE Line Card Synchronizer
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ZL30107GGG2
Manufacturer:
ZARLINK
Quantity:
70
Part Number:
ZL30107GGG2
Manufacturer:
ZARLINK
Quantity:
20 000
Pin Description
Pin #
G5
G7
G4
G2
G3
G8
B1
A3
B4
D8
E1
A5
B5
C5
H4
H5
C1
D2
D1
C2
A1
A2
A4
A7
B8
D7
E2
H1
B2
H3
F5
F2
X1/CLK
Name
LOCK
REF0
REF1
REF2
CLK
RST
SCK
LF1
LF2
LF3
SO
CS
X2
IC
SI
Type
I/O
I
O
O
O
O
I
A
A
A
I
I
I
I
d
u
Reference Inputs (LVCMOS, Schmitt Trigger). These reference inputs are
used for synchronizing the PLL. These pins are internally pulled down to Vss.
SONET/SDH/Ethernet Clock Output (LVCMOS). This output clock is
configurable as 77.76 MHz, 25 MHz, and 50 MHz. Default is 77.76 MHz.
Reset (LVCMOS, Schmitt Trigger). A logic low at this input resets the device. To
ensure proper operation, the device must be reset after power-up. Reset should
be asserted for a minimum of 300 ns.
Lock Indicator (LVCMOS). This is the lock indicator pin for the PLL. This output
goes high when the DPLL’s output is frequency is phase locked to the input
reference.
External Analog PLL Loop Filter terminal.
Analog PLL External Loop Filter Reference.
Analog PLL External Loop Filter Reference.
Oscillator Master Clock Input (LVCMOS). This input accepts a 20 MHz
reference from a clock oscillator (XO, XTAL). The stability and accuracy of the
clock at this input determines the free-run accuracy and the long term holdover
stability of the output clocks.
Oscillator Master Clock Output (LVCMOS). This pin is used for connection
with an crystal. This pin must be left unconnected when the X1 pin is connected
to a clock oscillator.
Clock for Serial Interface (LVCMOS). Serial interface clock.
Serial Interface Input (LVCMOS). Serial interface data input pin.
Serial Interface Output (LVCMOS). Serial interface data output pin.
Chip Select for Serial Interface (LVCMOS). Serial interface chip select. This
pin is internally pulled up to Vdd.
Internal Connection. Leave unconnected.
Zarlink Semiconductor Inc.
ZL30107
3
Description
Shortform Data Sheet

Related parts for ZL30107GGG