AM29SL160C AMD [Advanced Micro Devices], AM29SL160C Datasheet - Page 12

• Manufacturer Part Number: AM29SL160C
• Description: 16 Megabit CMOS 1.8 Volt-only Super Low Voltage Flash Memory
• Manufacturer: AMD [Advanced Micro Devices]

data. Standard microprocessor read cycles that assert
valid addresses on the device address inputs produce
valid data on the device data outputs. The device
remains enabled for read access until the command
register contents are altered.
See
mation. Refer to the AC table for timing specifications
and to
I
active current specification for reading array data.
Writing Commands/Command Sequences
To write a command or command sequence (which
includes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE# to V
For program operations, the BYTE# pin determines
whether the device accepts program data in bytes or
words. Refer to
for more information.
The device features an Unlock Bypass mode to facili-
tate faster programming. Once the device enters the
Unlock Bypass mode, only two write cycles are
required to program a word or byte, instead of four. The
“Word/Byte Program Command Sequence” on
page 24
device using both standard and Unlock Bypass
command sequences.
An erase operation can erase one sector, multiple sec-
tors, or the entire device.
Table 3, on page 15
each sector occupies. A “sector address” consists of
the address bits required to uniquely select a sector.
The
details on erasing a sector or the entire chip, or sus-
pending/resuming the erase operation.
After the system writes the autoselect command
sequence, the device enters the autoselect mode. The
system can then read autoselect codes from the
internal register (which is separate from the memory
array) on DQ7–DQ0. Standard read cycle timings apply
in this mode. Refer to
and
more information.
I
active current specification for the write mode. The
Characteristics” on page 37
tion tables and timing diagrams for write operations.
Accelerated Program Operation
The device offers accelerated program operation
through the ACC function, which is one of two functions
provided by the WP#/ACC pin. This function is prima-
rily intended to allow faster in-system programming of
the device during the system production process.
12
CC1
CC2
“Autoselect Command Sequence” on page 24
“Reading Array Data” on page 23
in the DC Characteristics table represents the
in the DC Characteristics table represents the
“Command Definitions” on page 23
Figure 13, on page 37
contains details on programming data to the
IL
, and OE# to V
“Word/Byte Configuration” on page 11
indicate the address space that
“Autoselect Mode” on page 16
IH
.
Table 2, on page 14
contains timing specifica-
for the timing diagram.
for more infor-
contains
Am29SL160C
and
“AC
for
If the system asserts V
matically enters the aforementioned Unlock Bypass
mode and uses the higher voltage on the pin to reduce
the time required for program operations. The system
would use a two-cycle program command sequence as
required by the Unlock Bypass mode. Removing V
from the WP#/ACC pin returns the device to normal
operation.
Program and Erase Operation Status
During an erase or program operation, the system may
check the status of the operation by reading the status
bits on DQ7–DQ0. Standard read cycle timings and I
read specifications apply. Refer to
Status” on page 29
Characteristics” on page 37
Standby Mode
When the system is not reading or writing to the device,
it can place the device in the standby mode. In this
mode, current consumption is greatly reduced, and the
outputs are placed in the high impedance state, inde-
pendent of the OE# input.
The device enters the CMOS standby mode when the
CE# and RESET# pins are both held at V
(Note that this is a more restricted voltage range than
V
V
standby current is greater. The device requires stan-
dard access time (t
is in either of these standby modes, before it is ready to
read data.
The device also enters the standby mode when the
RESET# pin is driven low. Refer to
ware Reset Pin” on page
If the device is deselected during erasure or program-
ming, the device draws active current until the
operation is completed.
I
standby current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device
energy consumption. The device automatically
enables this mode when addresses remain stable for
t
of the CE#, WE#, and OE# control signals. Standard
address access timings provide new data when
addresses are changed. While in sleep mode, output
data is latched and always available to the system. I
in the DC Characteristics table represents the auto-
matic sleep mode current specification.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of reset-
ting the device to reading array data. When the
ACC
CC3
IH
CC
.) If CE# and RESET# are held at V
± 0.2 V, the device is in the standby mode, but the
+ 50 ns. The automatic sleep mode is independent
in the DC Characteristics table represents the
CE
for more information, and to
) for read access when the device
HH
12.
on the pin, the device auto-
for timing diagrams.
November 1, 2004
“Write Operation
“RESET#: Hard-
IH
, but not within
CC
± 0.2 V.
“AC
CC4
HH
CC