74LVT573PW,118 NXP Semiconductors, 74LVT573PW,118 Datasheet - Page 14

• Manufacturer Part Number: 74LVT573PW,118
• Description: IC OCTAL D TRANSP LATCH 20TSSOP
• Manufacturer: NXP Semiconductors
• Series: 74LVTr
• Type: D-Typer

Specifications of 74LVT573PW,118

• Logic Type: D-Type Transparent Latch
• Package / Case: 20-TSSOP
• Circuit: 8:8
• Output Type: Tri-State
• Voltage - Supply: 2.7 V ~ 3.6 V
• Independent Circuits: 1
• Delay Time - Propagation: 6.3ns
• Current - Output High, Low: 32mA, 64mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Number Of Circuits: 8
• Logic Family: LVT
• Polarity: Non-Inverting
• Input Bias Current (max): 3000 uA
• High Level Output Current: - 32 mA
• Low Level Output Current: 32 mA
• Propagation Delay Time: 2.7 ns at 3.3 V
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 2.7 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Number Of Bits: 8
• Number Of Elements: 1
• Latch Mode: Transparent
• Technology: BiCMOS
• Package Type: TSSOP
• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (min): 2.7V
• Operating Supply Voltage (max): 3.6V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 20
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 74LVT573PW-T; 74LVT573PW-T; 935176360118

NXP Semiconductors
13. Abbreviations
Table 10.
14. Revision history
Table 11.
74LVT573_4
Product data sheet
Acronym
BiCMOS
DUT
ESD
HBM
MM
TTL
Document ID
74LVT573_4
Modifications:
74LVT573_3
74LVT573_2
Abbreviations
Revision history
Description
Bipolar Complementary Metal Oxide Semiconductor
Device Under Test
ElectroStatic Discharge
Human Body Model
Machine Model
Transistor-Transistor Logic
Release date
20080915
20011217
19980219
•
•
•
•
•
•
The format of this data sheet has been redesigned to comply with the new identity guidelines of
NXP Semiconductors.
Legal texts have been adapted to the new company name where appropriate.
Section 3 “Ordering information”
added.
Table 4 “Limiting values”
Table 6 “Static characteristics”
I
Table 7 “Dynamic characteristics”
t
BHLO
W(H)
and t
; I
CCH
W(L)
, I
CCL
changed to t
Data sheet status
Product data sheet
Product data sheet
Product specification
and I
Rev. 04 — 15 September 2008
CCZ
T
changed to I
j
W
and P
.
V
RST
and
tot
t
su(H)
added.
changed to V
Section 12 “Package
CC
and t
; C
3.3 V octal D-type transparent latch; (3-state)
i
su(L)
changed to C
Change notice
-
-
-
changed to t
OL
; I
HOLD
I
outline”: DGHVQFN20 package
changed to I
and C
su
; t
h(H)
OUT
Supersedes
74LVT573_3
74LVT573_2
-
and t
changed to C
BHL
74LVT573
h(L)
, I
© NXP B.V. 2008. All rights reserved.
BHH
changed to t
, I
BHHO
O
.
and
14 of 16
h
and