EVAL-AD1959EB AD [Analog Devices], EVAL-AD1959EB Datasheet - Page 5

• Manufacturer Part Number: EVAL-AD1959EB
• Description: PLL/Multibit DAC
• Manufacturer: AD [Analog Devices]

Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Input/Output
I
I
I
I
I
I
I
I
O
I/O
O
I
O
O
O
O
I
O
O
I
I
Mnemonic
CCLK
CLATCH
RESET
LRCLK
BCLK
SDATA
DVDD
DGND
SCLK0
MCLK
XOUT
XIN
SCLK1
SCLK2
PVDD
PGND
LF0
LF1
AGND0
OUTR
FILTR
AGND1
OUTL
AVDD
FILTB
ZERO
MUTE
CDATA
PIN FUNCTION DESCRIPTIONS
Description
Control Clock Input for Control Data. Control input data must be valid on
the rising edge of CCLK. CCLK may be continuous or gated.
Latch Input for Control Data.
Reset. The AD1959 is placed in a reset mode when this pin is held LO.
The serial control port registers are reset to their default values. Set HI for
normal operation.
Left/Right Clock Input for Input Data. Must run continuously.
Bit Clock Input for Input Data. Need not run continuously; may be gated
or used in a burst fashion.
Serial input, MSB first, containing two channels of 16/20/24 bits of two’s-
complement data per channel.
Digital Power Supply Connect to Digital 5 V Supply.
Digital Ground.
33.8688 MHz Clock Output.
27 MHz Master Clock Output/256 f
27 MHz Crystal Oscillator Output.
27 MHz Crystal Oscillator/External Clock Input.
256/384 f
512 f
PLL Power Supply. Connect to PLL 5 V Supply.
PLL Ground.
PLL0 Loop Filter.
PLL1 Loop Filter.
Analog Ground.
Right Channel Positive Line Level Analog Output.
Voltage Reference Filter Capacitor Connection. Bypass and decouple the
voltage reference with parallel 10 µF and 0.1 µF capacitors to AGND.
Analog Ground.
Left Channel Line Level Analog Output.
Analog Power Supply. Connect to Analog 5 V Supply.
Filter Capacitor Connection, Connect 10 µF Capacitor to AGND.
Zero Flag Output. This pin goes HI when both channels have zero signal
input for more than 1024 L/R Clock Cycles.
Mute. Assert HI to Mute Both Stereo Analog Outputs. Deassert LO for
normal operation.
Serial control input, MSB first, containing 16 bits of unsigned data
per channel.
S
/22.5792 MHz Output.
S
Output.
S
DAC Clock Input.
AD1959