GS840Z18AGT-100 GSI [GSI Technology], GS840Z18AGT-100 Datasheet
GS840Z18AGT-100
Related parts for GS840Z18AGT-100
GS840Z18AGT-100 Summary of contents
Page 1
Pipelined and Flow Through 100-Pin TQFP Commercial Temp Industrial Temp Features • 256K x 18 and 128K x 36 configurations • User configurable Pipeline and Flow Through mode • NBT (No Bus Turn Around) functionality allows zero wait read-write-read ...
Page 2
DDQ ...
Page 3
DQP DDQ ...
Page 4
TQFP Pin Descriptions Symbol Type ...
Page 5
GS840Z18/36A NBT SRAM Functional Block Diagram Rev: 1.03 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS840Z18/36AT-180/166/150/100 Amps Sense Drivers Write 5/24 © 2001, GSI Technology ...
Page 6
Functional Details Clocking Deassertion of the Clock Enable (CKE) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in ...
Page 7
Synchronous Truth Table Operation Type Address CK CKE ADV Read Cycle, Begin Burst R Read Cycle, Continue Burst B NOP/Read, Begin Burst R Dummy Read, Continue Burst B Write Cycle, Begin Burst W Write Cycle, Continue Burst ...
Page 8
Pipelined and Flow Through Read-Write Control State Diagram New Read R R Burst Read B Key Input Command Code ƒ Transition Current State (n) Next State (n+1) n Clock (CK) Command Current State Current State and Next State Definition for ...
Page 9
Intermediate B W High Z (Data In) Key Input Command Code ƒ Transition Current State (n) Intermediate State (N+1) Clock (CK) Command Current State and Next State Definition for Rev: 1.03 11/2004 Specifications cited are subject to change without notice. ...
Page 10
B W High Z (Data In) Key Input Command Code ƒ Transition Current State (n) n Clock (CK) Command Current State Current State and Next State Definition for: Rev: 1.03 11/2004 Specifications cited are subject to change without notice. For ...
Page 11
Burst Cycles Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address ...
Page 12
Sleep Mode During normal operation, ZZ must be pulled low, either by the user or by its internal pull-down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal ...
Page 13
Absolute Maximum Ratings (All voltages reference Symbol DDQ V I/O V Voltage on Other Input Pins IN I Input Current on Any Pin IN I Output Current on Any I/O Pin OUT P ...
Page 14
V Range Logic Levels DDQ3 Parameter V Input High Voltage DD V Input Low Voltage DD V I/O Input High Voltage DDQ V I/O Input Low Voltage DDQ Notes: 1. The part numbers of Industrial Temperature Range versions end the ...
Page 15
Undershoot Measurement and Timing 50% V – 2 50% tKC Capacitance 2 Parameter Input Capacitance Input/Output Capacitance Note: ...
Page 16
DC Electrical Characteristics Parameter Input Leakage Current (except mode pins) ZZ Input Current FT Input Current Output Leakage Current Output High Voltage Output High Voltage Output Low Voltage Rev: 1.03 11/2004 Specifications cited are subject to change without notice. For ...
Page 17
Operating Currents Parameter Test Conditions Symbol Device Selected; Operating All other inputs Current ≥V or ≤ Output open Standby ZZ ≥ V – DD Current 0.2 V Device Deselected; Deselect All other inputs Current ≥ ...
Page 18
AC Electrical Characteristics Parameter Clock Cycle Time Clock to Output Valid Pipeline Clock to Output Invalid Clock to Output in Low-Z Clock Cycle Time Clock to Output Valid Flow Through Clock to Output Invalid Clock to Output in Low-Z Clock ...
Page 19
Write A Read CKE ADV Rev: 1.03 11/2004 Specifications cited are subject to change without notice. For latest documentation ...
Page 20
Write A Write CKE ADV A0– D(A) G *Note High(False ...
Page 21
TQFP Package Drawing (Package T) Symbol Description Min. Nom. Max A1 Standoff 0.05 A2 Body Thickness 1.35 b Lead Width 0.20 c Lead Thickness 0.09 D Terminal Dimension 21.9 D1 Package Body 19.9 E Terminal Dimension 15.9 E1 Package Body ...
Page 22
... GS840Z36AT-100I 256K x 18 GS840Z18AGT-180 256K x 18 GS840Z18AGT-166 256K x 18 GS840Z18AGT-150 256K x 18 GS840Z18AGT-100 128K x 36 GS840Z36AGT-180 128K x 36 GS840Z36AGT-166 Notes: 1. Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. Example: GS8Z36A-100IT. 2. ...
Page 23
... GS840Z36AGT-150 128K x 36 GS840Z36AGT-100 256K x 18 GS840Z18AGT-180I 256K x 18 GS840Z18AGT-166I 256K x 18 GS840Z18AGT-150I 256K x 18 GS840Z18AGT-100I 128K x 36 GS840Z36AGT-180I 128K x 36 GS840Z36AGT-166I 128K x 36 GS840Z36AGT-150I 128K x 36 GS840Z36AGT-100I Notes: 1. Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. Example: GS8Z36A-100IT. ...
Page 24
Synchronous NBT Datasheet Revision History Types of Changes DS/DateRev. Code: Old; Format or Content New 840Z18A_r1 840Z18A_r1; 840Z18A_r1_01 840Z18A_r1_01; 840Z18A_r1_02 840Z18A_r1_02; 840Z18A_r1_03 Rev: 1.03 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Page ...