MACH5 Lattice, MACH5 Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
MACH5
Manufacturer Part Number
MACH5
Description
Fifth Generation MACH Architecture
Manufacturer
Lattice
Datasheet
1.MACH5.pdf
(47 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MACH5 512/160-12HC
Manufacturer:
AMD
Quantity:
138
Advanced power management options allow designers to incrementally reduce power while
maintaining the level of performance needed for today’s complex designs. I/O safety features
allow for mixed-voltage design, and both the 3.3-V and the 5-V device versions are in-system
programmable through an IEEE 1149.1 Test Access Port (TAP) interface.
FUNCTIONAL DESCRIPTION
The MACH 5 architecture consists of PAL blocks connected by two levels of interconnect. The block
interconnect provides routing among 4 PAL blocks. This grouping of PAL blocks joined by the
block interconnect is called a segment . The second level of interconnect, the segment
interconnect , ties all of the segments together. The only logic difference between any two MACH
5 devices is the number of segments. Therefore, once a designer is familiar with one device,
consistent performance can be expected across the entire family. All devices have four clock pins
available which can also be used as logic inputs.
The MACH 5 PAL blocks consist of the elements listed below (Figure 2). While each PAL block
resembles an independent PAL device, it has superior control and logic generation capabilities.
I/O Cells
The I/Os associated with each PAL block have a path directly back to that PAL block called local
feedback . If the I/O is used in another PAL block, the interconnect feeder assigns a block interconnect
line to that signal. The interconnect feeder acts as an input switch matrix. The block and segment
interconnects provide connections between any two signals in a device. The block feeder assigns
block interconnect lines and local feedback lines to the PAL block inputs.
4
I/O cells
Product-term array and Logic Allocator
Macrocells
Register control generator
Output enable generator
Segment:
4 Blocks
Figure 1. MACH 5 Block Diagram
16 MCs
Block:
MACH 5 Family
Segment Interconnect
CLK
4
20446G-001