HYS64D128020GU-7-A Infineon, HYS64D128020GU-7-A Datasheet - Page 15
![no-image](/images/no-image-200.jpg)
HYS64D128020GU-7-A
Manufacturer Part Number
HYS64D128020GU-7-A
Description
2.5 V 184-pin Unbuffered DDR-I SDRAM Modules
Manufacturer
Infineon
Datasheet
1.HYS64D128020GU-7-A.pdf
(18 pages)
128-255
INFINEON Technologies
SPD Codes for PC1600 Modules “-8”
99-127
36-40
46-61
65-71
73-90
91-92
93-94
95-98
Byte#
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
41
42
43
44
45
62
63
64
72
0
1
2
3
4
5
6
7
8
9
Minimum Row Act. to Row Act. Delay tRRD
Min. Clock Cycle Time at CAS Latency = 2
Min. Auto Refresh Cmd Cycle Time tRFC
Minimum Clock Delay for Back-to-Back
Minimum Clock Cycle Time at CL = 1.5
Access Time from Clock at CL = 2.5
Error Checking SDRAM Data Width
Access Time from Clock at CL = 1.5
SDRAM Device Attributes: General
Access Time from Clock for CL = 2
Minimum RAS to CAS Delay tRCD
Addr. and Command Setup Time
SDRAM DIMM Module Attributes
Minimum RAS Pulse Width tRAS
Module Bank Density (per bank)
Addr. and Command Hold Time
SDRAM Cycle Time at CL = 2.5
Minimum Row Precharge Time
Minimum Core Cycle Time tRC
Maximum Clock Cycle Time tck
Manufacturers JEDEC ID Code
Number of Column Addresses
Max. DQS-DQ Skew tDQSQ
Module Manufacturing Date
Number of Row Addresses
Module Data Width (cont’d)
Module Assembly Location
Checksum for Bytes 0 - 62
Random Column Address
Number of SDRAM Banks
Supported CAS Latencies
Module Interface Levels
Total Bytes in Serial PD
Number of DIMM Banks
Burst Length Supported
SDRAM Width, Primary
Module Revision Code
open for Customer use
Module Serial Number
Data Input Setup Time
Number of SPD Bytes
Data Input Hold Time
Superset Information
Superset Information
Module Part Number
Module Data Width
Refresh Rate/Type
X-Factor tQHS
SPD Revision
Memory Type
WE Latencies
CS Latencies
Manufacturer
DIMM Config
–
Description
CAS latency = 2 & 2.5
Self-Refresh, 7.8 ms
Write latency = 1
non-ECC / ECC
CS latency = 0
DDR-SDRAM
not supported
not supported
tccd = 1 CLK
Revision 0.0
unbuffered
512MByte
SSTL_2.5
x64 / x72
2, 4 & 8
10.0 ns
na / x8
0.8 ns
0.8 ns
50 ns
1.1 ns
1.1 ns
0.6 ns
0.6 ns
0.6 ns
1.0 ns
20 ns
15 ns
20 ns
70 ns
80 ns
12 ns
1 / 2
8 ns
128
256
13
11
x8
15
0
4
–
–
–
–
–
–
–
–
–
–
–
–
-
Unbuffered DDR-I SDRAM-Modules
HYS64/72D64000/128020GU-7/8-A
INFINEON
512MB
1bank
HEX
x64
0D
0C
C0
3C
3C
C1
82
80
08
07
0B
01
40
00
04
80
80
00
08
00
01
0E
04
01
02
20
A0
80
00
00
50
50
32
80
B0
B0
60
60
00
46
50
30
A0
00
00
E8
-8
INFINEON
512MB
1bank
HEX
x72
0D
0C
C0
3C
3C
C1
80
08
07
0B
01
48
00
04
80
80
02
82
08
08
01
0E
04
01
02
20
A0
80
00
00
50
50
32
80
B0
B0
60
60
00
46
50
30
A0
00
00
FA
-8
2002-09-10 (rev.0.81)
INFINEON
2bank
1GB
HEX
x64
0D
0C
C0
3C
3C
C1
80
08
07
0B
02
40
00
04
80
80
00
82
08
00
01
0E
04
01
02
20
A0
80
00
00
50
50
32
80
B0
B0
60
60
00
46
50
30
A0
00
00
E9
-8
INFINEON
2bank
1GB
HEX
x72
0D
0C
C0
3C
3C
C1
80
08
07
0B
02
48
00
04
80
80
02
82
08
08
01
0E
04
01
02
20
A0
80
00
00
50
50
32
80
B0
B0
60
60
00
46
50
30
A0
00
00
FB
-8