AM7968-125DKC Advanced Micro Devices, AM7968-125DKC Datasheet - Page 92

no-image

AM7968-125DKC

Manufacturer Part Number
AM7968-125DKC
Description
TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Manufacturer
Advanced Micro Devices
Datasheet
Figure 8-1
88
AMD
This serves to flush all extraneous data from the buffers and reset all internal state
machines. Once this is completed the Transmitter may be Strobed. X1 should be left in
the LOW state upon completion of the initialization.
The STRB input must now be strobed only once every n = 10 bitclk pulses or more. This
will allow time for an 8 bit wide byte to be encoded to 10 bits and shifted out one bit
every clock pulse.
The parallel data input pins are provided with new data every 10 bitclk pulses. Setup
and hold times remain the same as in non-Test Mode with respect to STRB. (In the
non-Test modes, the clock rate is the byte rate and a new data word and a strobe is
provided every clock pulse. In test mode, the clock rate is the bit rate so the new data
word and strobe are provided every n clock pulses).
In Test Mode the Receiver expects only single ended data. Thus only one of the
SEROUT lines from the Transmitter is used. However, both lines must have pulldown
resistors to electrically balance the outputs.
Transmitter Test Mode Connections
Command IN
4, 3, 2
Data IN
8, 9, 10
or Byte Rate
Divide By n
Clock
TAXIchip Integrated Circuits Technical Manual
300
ACK
STROBE
SEROUT+
Am7968
TLS
N/C
SEROUT–
Media Interface
RESET
DMS
CLK
CLS
X1
X2
300
N/C = Test Mode
Can Be Set
for 8, 9, or
10-Bit Mode
To Receiver
12330E-35
Generator
Bit Rate
Clock

Related parts for AM7968-125DKC