P89LPC932 Philips Semiconductors, P89LPC932 Datasheet - Page 32

no-image

P89LPC932

Manufacturer Part Number
P89LPC932
Description
80C51 8-bit microcontroller with two-clock core 8 KB 3 V low-power Flash with 512-byte data EEPROM
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P89LPC9321FA
Manufacturer:
NXP
Quantity:
20 000
Part Number:
P89LPC9321FA,112
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P89LPC9321FA,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P89LPC9321FDH
Manufacturer:
ON
Quantity:
36
Part Number:
P89LPC932A1
Manufacturer:
PHAEDRUS
Quantity:
185
Part Number:
P89LPC932A1FA
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
P89LPC932A1FA,112
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P89LPC932A1FA,129
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P89LPC932A1FAЈ¬112
Manufacturer:
NXP
Quantity:
9 947
Part Number:
P89LPC932A1FDH
Manufacturer:
VISHAY
Quantity:
120 000
Part Number:
P89LPC932A1FDH
Manufacturer:
NXP
Quantity:
100
Part Number:
P89LPC932A1FDH
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
P89LPC932B
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
9397 750 12379
Product data
8.19.10 The 9
8.19.7 Break detect
8.19.8 Double buffering
8.19.9 Transmit interrupts with double buffering enabled (Modes 1, 2 and 3)
Break detect is reported in the status register (SSTAT). A break is detected when
11 consecutive bits are sensed LOW. The break detect can be used to reset the
device and force the device into ISP mode.
The UART has a transmit double buffer that allows buffering of the next character to
be written to SBUF while the first character is being transmitted. Double buffering
allows transmission of a string of characters with only one stop bit between any two
characters, as long as the next character is written between the start bit and the stop
bit of the previous character.
Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = ‘0’), the UART
is compatible with the conventional 80C51 UART. If enabled, the UART allows writing
to SnBUF while the previous data is being shifted out. Double buffering is only
allowed in Modes 1, 2 and 3. When operated in Mode 0, double buffering must be
disabled (DBMOD = ‘0’).
Unlike the conventional UART, in double buffering mode, the Tx interrupt is generated
when the double buffer is ready to receive new data.
If double buffering is disabled TB8 can be written before or after SBUF is written, as
long as TB8 is updated some time before that bit is shifted out. TB8 must not be
changed until the bit is shifted out, as indicated by the Tx interrupt.
If double buffering is enabled, TB8 must be updated before SBUF is written, as TB8
will be double-buffered together with SBUF data.
th
bit (bit 8) in double buffering (Modes 1, 2 and 3)
Rev. 04 — 06 January 2004
8-bit microcontroller with accelerated two-clock 80C51 core
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
P89LPC932
32 of 60

Related parts for P89LPC932