LH28F004SU-LC Sharp Electrionic Components, LH28F004SU-LC Datasheet - Page 12
![no-image](/images/no-image-200.jpg)
LH28F004SU-LC
Manufacturer Part Number
LH28F004SU-LC
Description
4M (512K bb 8) Flash Memory
Manufacturer
Sharp Electrionic Components
Datasheet
1.LH28F004SU-LC.pdf
(31 pages)
LH28F004SU-LC
12
OPERATION COMPLETE
READ COMPATIBLE
READ COMPATIBLE
READ COMPATIBLE
STATUS REGISTER
STATUS REGISTER
STATUS REGISTER
BLOCK ADDRESS
WRITE D0H AND
WRITE 77H
RESET WP
CSR.4, 5 =
ANOTHER
CSR.7 =
CSR.7 =
CSR.7 =
SET WP
START
BLOCK
LOCK
NO
1
1
1
0
YES
0
0
1
0
(NOTE)
Figure 7. Block Locking Scheme
OPERATION
NOTE:
See CSR Full Status Check for Data-Write operation.
If CSR.4, 5 is set, as it is command sequence error,
should be cleared before further attempts are initiated.
Write FFH after the last operation to reset device to read
array mode.
See Command Bus Definitions for description of codes.
Read
Write
Read
Write
Write
Read
Write
BUS
Write Protect
Write Protect
COMMAND
Lock Block
Confirm
Reset
Set
Q = CSRD
Toggle CE or OE
to update CSRD.
1 = WSM Ready
0 = WSM Busy
After Write D = 47H A = X,
Write D = D0H A = 0FFH
Q = CSRD
Toggle CE or OE
to update CSRD.
1 = WSM Ready
0 = WSM Busy
D = 77H
A = X
D = D0H
A = BA
Q = CSRD
Toggle CE or OE
to update CSRD.
1 = WSM Ready
0 = WSM Busy
After Write D = 57H A = X,
Write D = D0H A = 0FFH
4M (512K × 8) Flash Memory
COMMENTS
28F004SUT-LC12-7