ISPLSI5256V-100LB208 LATTICE [Lattice Semiconductor], ISPLSI5256V-100LB208 Datasheet - Page 7

• Manufacturer Part Number: ISPLSI5256V-100LB208
• Manufacturer: LATTICE [Lattice Semiconductor]

The ispLSI 5000V family has four dedicated clock input
pins - CLK0 - CLK3. CLK0 input is used as the dedicated
master clock that has the lowest internal clock skew with
no clock inversion to maintain the fastest internal clock
Figure 5. ispLSI 5000V Global Clock Structure
Global Clock Distribution
GSET/GRST
IO/CLK 2
IO/CLK 3
CLK 0
CLK 1
7
speed. The clock inversion is available on the remaining
CLK1 - CLK3 signals. By sharing the pins with the I/O
pins, CLK2 and CLK3 can not only be inverted but also is
available for logic implementation through GRP signal
routing. Figure 5 shows these different clock distribution
options.
Specifications ispLSI 5256V
To GRP
To GRP
CLK0
CLK1
CLK2
CLK3
SET/RESET