SC68C752BIB48 PHILIPS [NXP Semiconductors], SC68C752BIB48 Datasheet - Page 17

no-image

SC68C752BIB48

Manufacturer Part Number
SC68C752BIB48
Description
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs and Motorola uP interface
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC68C752BIB48,128
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC68C752BIB48,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC68C752BIB48,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
SC68C752B_3
Product data sheet
6.6.2.1 Transmitter
6.6.2.2 Receiver
6.6.2 Block DMA transfers (DMA mode 1)
6.7 Sleep mode
Figure 11
TXRDY is active when there is a trigger level number of spaces available. It becomes
inactive when the FIFO is full.
RXRDY becomes active when the trigger level has been reached, or when a time-out
interrupt occurs. It will go inactive when the FIFO is empty or an error in the RX FIFO is
flagged by LSR[7].
Sleep mode is an enhanced feature of the SC68C752B UART. It is enabled when EFR[4],
the enhanced functions bit, is set and when IER[4] is set. Sleep mode is entered when:
Remark: Sleep mode will not be entered if there is data in the RX FIFO.
In Sleep mode, the UART clock and baud rate clock are stopped. Since most registers are
clocked using these clocks, the power consumption is greatly reduced. The UART will
wake up when any change is detected on the RX line, when there is any change in the
state of the modem input pins, or if data is written to the TX FIFO.
Remark: Writing to the divisor latches, DLL and DLH, to set the baud clock, must not be
done during Sleep mode. Therefore, it is advisable to disable Sleep mode using IER[4]
before writing to DLL or DLH.
Fig 11. TXRDY and RXRDY in DMA mode 1
The serial data input line, RX, is idle (see
conditions”).
The TX FIFO and TX shift register are empty.
There are no interrupts pending except THR and time-out interrupts.
wrptr
trigger
wrptr
level
shows TXRDY and RXRDY in DMA mode 1.
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs
TX
Rev. 03 — 29 November 2005
FIFO full
TXRDY
TXRDY
Section 6.8 “Break and time-out
trigger
rdptr
rdptr
level
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
FIFO EMPTY
RX
SC68C752B
at least one
location filled
RXRDY
RXRDY
002aaa234
17 of 49

Related parts for SC68C752BIB48