S9S08AW16A FREESCALE [Freescale Semiconductor, Inc], S9S08AW16A Datasheet - Page 310

no-image

S9S08AW16A

Manufacturer Part Number
S9S08AW16A
Description
HCS08 Microcontrollers
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S08AW16AE0CFT
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
S9S08AW16AE0CLC
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
S9S08AW16AE0CLD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S08AW16AE0CLDR
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
S9S08AW16AE0MLC
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S08AW16AE0MLD
Manufacturer:
Freescal
Quantity:
12
Part Number:
S9S08AW16AE0MLD
Manufacturer:
FREESCALE
Quantity:
18 240
Part Number:
S9S08AW16AE0MLD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S08AW16AE0MLD
Manufacturer:
FREESCALE
Quantity:
18 240
Appendix A Electrical Characteristics and Timing Specifications
A.10 AC Characteristics
This section describes ac timing characteristics for each peripheral system. For detailed information about
how clocks for the bus are generated, see
A.10.1
310
1
2
3
4
5
Num
Typical values are based on characterization data at V
This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to
override reset requests from internal sources.
When any reset is initiated, internal circuitry drives the reset pin low for about 34 bus cycles and then samples the level on
the reset pin about 38 bus cycles later to distinguish external reset requests from internal requests.
This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or
may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.
Timing is shown with respect to 20% V
1
2
4
6
8
3
5
7
9
C
Control Timing
Bus frequency (t
Real-time interrupt internal oscillator period
External reset pulse width
(t
Reset low drive
Active background debug mode latch setup time
Active background debug mode latch hold time
IRQ pulse width
KBIPx pulse width
Port rise and fall time (load = 50 pF)
cyc
Asynchronous path
Synchronous path
Asynchronous path
Synchronous path
Slew rate control disabled (PTxSE = 0)
Slew rate control enabled (PTxSE = 1)
= 1/f
RESET PIN
Self_reset
3
cyc
)
Parameter
= 1/f
4
3
2
2
Bus
MC9S08AC16 Series Data Sheet, Rev. 8
DD
2
)
and 80% V
Figure A-10. Reset Timing
Table A-12. Control Timing
Chapter 8, “Internal Clock Generator
5
DD
DD
levels. Temperature range –40°C to 125°C.
= 5.0V, 25°C unless otherwise stated.
t
extrst
t
t
t
Symbol
Rise
ILIH,
ILIH,
t
t
t
MSSU
t
rstdrv
f
extrst
t
MSH
Bus
RTI
, t
t
t
IHIL
IHIL
Fall
t
1.5 x t
1.5 x t
34 x t
Self_reset
1.5 x
Min
700
100
100
dc
25
25
cyc
cyc
cyc
(S08ICGV4).”
Typ
30
3
1
Freescale Semiconductor
1300
Max
20
MHz
Unit
μs
ns
ns
ns
ns
ns
ns
ns

Related parts for S9S08AW16A