P87C660X2 PHILIPS [NXP Semiconductors], P87C660X2 Datasheet - Page 77

no-image

P87C660X2

Manufacturer Part Number
P87C660X2
Description
80C51 8-bit microcontroller family
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P87C660X2BBD,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P87C660X2FA
Manufacturer:
AD
Quantity:
445
Part Number:
P87C660X2FA
Manufacturer:
PHILIPS
Quantity:
8 000
Part Number:
P87C660X2FA,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
HARDWARE WATCHDOG TIMER (ONE-TIME
ENABLED WITH RESET-OUT FOR P8XC66xX2)
The WDT is intended as a recovery method in situations where the
CPU may be subjected to software upset. The WDT consists of a
14-bit counter and the WatchDog Timer reset (WDTRST) SFR. The
WDT is disabled at reset. To enable the WDT, the user must write
01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H.
When the WDT is enabled, it will increment every machine cycle
while the oscillator is running and there is no way to disable the
WDT except through reset (either hardware reset or WDT overflow
reset). When the WDT overflows, it will drive an output reset HIGH
pulse at the RST-pin (see the note below).
2003 Oct 02
80C51 8-bit microcontroller family
RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33
MHz), two 400KB I
2
C interfaces
16 KB OTP/ROM, 512B
77
Using the WDT
To enable the WDT, the user must write 01EH and 0E1H in sequence
to the WDTRST, SFR location 0A6H. When the WDT is enabled, the
user needs to service it by writing 01EH and 0E1H to WDTRST to
avoid a WDT overflow. The 14-bit counter overflows when it reaches
16383 (3FFFH) and this will reset the device. When the WDT is
enabled, it will increment every machine cycle while the oscillator is
running. This means the user must reset the WDT at least every
16383 machine cycles. To reset the WDT, the user must write 01EH
and 0E1H to WDTRST. WDTRST is a write only register. The WDT
counter cannot be read or written. When the WDT overflows, it will
generate an output RESET pulse at the reset pin (see note below).
The RESET pulse duration is 98 T
12-clock mode), where T
WDT, it should be serviced in those sections of code that will
periodically be executed within the time required to prevent a WDT
reset.
OSC
= 1/f
P8xC660X2/661X2
OSC
OSC
. To make the best use of the
(6-clock mode; 196 in
Product data

Related parts for P87C660X2