LPC2194HBD64 NXP [NXP Semiconductors], LPC2194HBD64 Datasheet - Page 9
![no-image](/images/no-image-200.jpg)
LPC2194HBD64
Manufacturer Part Number
LPC2194HBD64
Description
Single-chip 16/32-bit microcontroller; 256 kB ISP/IAP flash with 10-bit ADC and CAN
Manufacturer
NXP [NXP Semiconductors]
Datasheet
1.LPC2194HBD64.pdf
(40 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC2194HBD64
Manufacturer:
NXP
Quantity:
10 000
Company:
Part Number:
LPC2194HBD64,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
LPC2194HBD64/01
Manufacturer:
NXP
Quantity:
5 000
Company:
Part Number:
LPC2194HBD64/01,15
Manufacturer:
Maxim
Quantity:
60
Company:
Part Number:
LPC2194HBD64/01,15
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2194HBD64/01,15
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
6. Functional description
LPC2194_5
Product data sheet
6.1 Architectural overview
6.2 On-chip flash program memory
Details of the LPC2194 systems and peripheral functions are described in the following
sections.
The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high
performance and very low power consumption. The ARM architecture is based on
Reduced Instruction Set Computer (RISC) principles, and the instruction set and related
decode mechanism are much simpler than those of microprogrammed Complex
Instruction Set Computers. This simplicity results in a high instruction throughput and
impressive real-time interrupt response from a small and cost-effective processor core.
Pipeline techniques are employed so that all parts of the processing and memory systems
can operate continuously. Typically, while one instruction is being executed, its successor
is being decoded, and a third instruction is being fetched from memory.
The ARM7TDMI-S processor also employs a unique architectural strategy known as
Thumb, which makes it ideally suited to high-volume applications with memory
restrictions, or applications where code density is an issue.
The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the
ARM7TDMI-S processor has two instruction sets:
The Thumb set’s 16-bit instruction length allows it to approach twice the density of
standard ARM code while retaining most of the ARM’s performance advantage over a
traditional 16-bit processor using 16-bit registers. This is possible because Thumb code
operates on the same 32-bit register set as ARM code.
Thumb code is able to provide up to 65 % of the code size of ARM, and 160 % of the
performance of an equivalent ARM processor connected to a 16-bit memory system.
The LPC2194 incorporates a 256 kB flash memory system. This memory may be used for
both code and data storage. Programming of the flash memory may be accomplished in
several ways. It may be programmed In System via the serial port. The application
program may also erase and/or program the flash while the application is running,
allowing a great degree of flexibility for data storage field firmware upgrades, etc. When
on-chip bootloader is used, 248 kB of flash memory is available for user code.
The LPC2194 flash memory provides a minimum of 100000 erase/write cycles and 20
years of data retention.
On-chip bootloader (as of revision 1.60) provides Code Read Protection (CRP) for the
LPC2194 on-chip flash memory. When the CRP is enabled, the JTAG debug port and ISP
commands accessing either the on-chip RAM or flash memory are disabled. However, the
•
•
The standard 32-bit ARM set.
A 16-bit Thumb set.
Rev. 05 — 10 December 2007
Single-chip 16/32-bit microcontroller
LPC2194
© NXP B.V. 2007. All rights reserved.
9 of 40