AT91SAM7S128 ATMEL [ATMEL Corporation], AT91SAM7S128 Datasheet - Page 37

• Manufacturer Part Number: AT91SAM7S128
• Manufacturer: ATMEL [ATMEL Corporation]

11.6
11.7
11.8
11.9
6175BS–ATARM–04-Nov-05
Two-wire Interface
USART
Serial Synchronous Controller
Timer Counter
• Master Mode only
• Compatibility with standard two-wire serial memories
• One, two or three bytes for slave address
• Sequential read/write operations
• Programmable Baud Rate Generator
• 5- to 9-bit full-duplex synchronous or asynchronous serial communications
• RS485 with driver control signal
• ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards
• IrDA modulation and demodulation
• Test Modes
• Provides serial synchronous communication links used in audio and telecom applications
• Contains an independent receiver and transmitter and a common clock divider
• Offers a configurable frame sync and data length
• Receiver and transmitter can be programmed to start automatically or on detection of
• Receiver and transmitter include a data signal, a clock signal and a frame synchronization
• Three 16-bit Timer Counter Channels
different event on the frame sync signal
signal
– 1, 1.5 or 2 stop bits in Asynchronous Mode
– 1 or 2 stop bits in Synchronous Mode
– Parity generation and error detection
– Framing error detection, overrun error detection
– MSB or LSB first
– Optional break generation and detection
– By 8 or by 16 over-sampling receiver frequency
– Hardware handshaking RTS - CTS
– Modem Signals Management DTR-DSR-DCD-RI on USART1 (not present on
– Receiver time-out and transmitter timeguard
– Multi-drop Mode with address generation and detection
– Manchester Encoder/Decoder on AT91SAM7S256/128
– NACK handling, error counter with repetition and iteration limit
– Communication at up to 115.2 Kbps
– Remote Loopback, Local Loopback, Automatic Echo
AT91SAM7S32)
AT91SAM7S Series Summary
37