M45PE10-07 STMICROELECTRONICS [STMicroelectronics], M45PE10-07 Datasheet - Page 18

no-image

M45PE10-07

Manufacturer Part Number
M45PE10-07
Description
1 Mbit, low voltage, Page-Erasable Serial Flash memory with byte-alterability and a 50 MHz SPI bus interface
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
Instructions
6.1
6.2
18/45
Write Enable (WREN)
The Write Enable (WREN) instruction
The Write Enable Latch (WEL) bit must be set prior to every Page Write (PW), Page
Program (PP), Page Erase (PE), and Sector Erase (SE) instruction.
The Write Enable (WREN) instruction is entered by driving Chip Select (S) Low, sending the
instruction code, and then driving Chip Select (S) High.
Figure 6.
Write Disable (WRDI)
The Write Disable (WRDI) instruction
The Write Disable (WRDI) instruction is entered by driving Chip Select (S) Low, sending the
instruction code, and then driving Chip Select (S) High.
The Write Enable Latch (WEL) bit is reset under the following conditions:
Figure 7.
Power-up
Write Disable (WRDI) instruction completion
Page Write (PW) instruction completion
Page Program (PP) instruction completion
Page Erase (PE) instruction completion
Sector Erase (SE) instruction completion
Write Enable (WREN) instruction sequence
Write Disable (WRDI) instruction sequence
S
C
D
Q
S
C
D
Q
High Impedance
0
High Impedance
0
1
1
(Figure
(Figure
2
2
Instruction
Instruction
3
3
4
4
7) resets the Write Enable Latch (WEL) bit.
6) sets the Write Enable Latch (WEL) bit.
5
5
6
6
7
7
AI03750D
AI02281E
M45PE10

Related parts for M45PE10-07