FDC37M600 SMSC [SMSC Corporation], FDC37M600 Datasheet - Page 157

no-image

FDC37M600

Manufacturer Part Number
FDC37M600
Description
ENHANCED SUPER I/O CONTROLLER WITH INFRARED SUPPORT
Manufacturer
SMSC [SMSC Corporation]
Datasheet
Note 1: The RESET width is dependent upon the processor clock. The RESET must be active while
CLOCKI
RESET_DRV
NAME
NAME
t1
t2
t4
the clock is running and stable.
Clock Cycle Time for 14.318 MHZ
Clock High Time/Low Time for 14.318 MHz
Clock Rise Time/Fall Time (not shown)
RESET width (Note 1)
DESCRIPTION
DESCRIPTION
FIGURE 7A - INPUT CLOCK TIMING
FIGURE 7B - RESET TIMING
t1
157
t4
t2
MIN
MIN
1.5
TYP
t2
TYP
70
35
MAX
MAX
5
UNITS
UNITS
ns
ns
ns
s

Related parts for FDC37M600