PIC17C756A MICROCHIP [Microchip Technology], PIC17C756A Datasheet - Page 197

• Manufacturer Part Number: PIC17C756A
• Description: High-Performance 8-bit CMOS EPROM Microcontrollers with 10-bit A/D
• Manufacturer: MICROCHIP [Microchip Technology]

18.0
The PIC17CXXX instruction set consists of 58 instruc-
tions. Each instruction is a 16-bit word divided into an
OPCODE and one or more operands. The opcode
specifies the instruction type, while the operand(s) fur-
ther specify the operation of the instruction. The
PIC17CXXX instruction set can be grouped into three
types:
• byte-oriented
• bit-oriented
• literal and control operations
These formats are shown in Figure 18-1.
Table 18-1 shows the field descriptions for the
opcodes. These descriptions are useful for understand-
ing the opcodes in Table 18-2 and in each specific
instruction descriptions.
For byte-oriented instructions, 'f' represents a file
register designator and 'd' represents a destination
designator. The file register designator specifies which
file register is to be used by the instruction.
The destination designator specifies where the result of
the operation is to be placed. If 'd' = '0', the result is
placed in the WREG register. If 'd' = '1', the result is
placed in the file register specified by the instruction.
For bit-oriented instructions, 'b' represents a bit field
designator which selects the number of the bit affected
by the operation, while 'f' represents the number of the
file in which the bit is located.
For literal and control operations, 'k' represents an 8-
or 13-bit constant or literal value.
The instruction set is highly orthogonal and is grouped
into:
• byte-oriented operations
• bit-oriented operations
• literal and control operations
All instructions are executed within one single instruc-
tion cycle, unless:
• a conditional test is true
• the program counter is changed as a result of an
• a table read or a table write instruction is executed
One instruction cycle consists of four oscillator periods.
Thus, for an oscillator frequency of 25 MHz, the normal
instruction execution time is 160 ns. If a conditional test
is true or the program counter is changed as a result of
an instruction, the instruction execution time is 320 ns.
instruction
(in this case, the execution takes two instruction
cycles with the second cycle executed as a NOP)
2000 Microchip Technology Inc.
INSTRUCTION SET SUMMARY
TABLE 18-1:
GLINTD Global Interrupt Disable bit (CPUSTA<4>)
TBLPTR Table Pointer (16-bit)
TBLATL Table Latch low byte
TBLATH Table Latch high byte
label Label name
C,DC,
TBLAT Table Latch (16-bit) consists of high byte (TBLATH)
WREG Working register (accumulator)
dest Destination either the WREG register or the speci-
i
Field
Z,OV
talics User defined term (font is courier)
TOS
BSR
WDT
< >
( )
PC
TO
PD
[ ]
f
p
i
t
b
k
x
d
u
s
Register file address (00h to FFh)
Peripheral register file address (00h to 1Fh)
Table pointer control i = ’0’ (do not change)
i = ’1’ (increment after instruction execution)
Table byte select t = ’0’ (perform operation on lower
byte)
t = ’1’ (perform operation on upper byte literal field,
constant data)
Bit address within an 8-bit file register
Literal field, constant data or label
Don’t care location (= ’0’ or ’1’)
The assembler will generate code with x = ’0’. It is
the recommended form of use for compatibility with
all Microchip software tools.
Destination select
0 = store result in WREG
1 = store result in file register f
Default is d = ’1’
Unused, encoded as ’0’
Destination select
0 = store result in file register f and in the WREG
1 = store result in file register f
Default is s = ’1’
ALU status bits Carry, Digit Carry, Zero, Overflow
and low byte (TBLATL)
Top-of-Stack
Program Counter
Bank Select Register
Watchdog Timer Counter
Time-out bit
Power-down bit
fied register file location
Options
Contents
Assigned to
Register bit field
In the set of
OPCODE FIELD
DESCRIPTIONS
PIC17C7XX
Description
DS30289B-page 197