STPCI0180BTC3 STMICROELECTRONICS [STMicroelectronics], STPCI0180BTC3 Datasheet - Page 12
![no-image](/images/no-image-200.jpg)
STPCI0180BTC3
Manufacturer Part Number
STPCI0180BTC3
Description
PC Compatible Embedded Microprocessor
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
1.STPCI0180BTC3.pdf
(55 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STPCI0180BTC3
Manufacturer:
NEC
Quantity:
7 666
STRAP OPTION
2.1 STRAP OPTION REGISTER DESCRIPTION
2.1.1 STRAP REGISTER 0 INDEX 4AH (STRAP0)
Bits 7-0, This register reflect the status of pins MD[7:0] respectively. They are expected to be connected
on the system board to the SIMM configuration pins as follows:
Note that the SIMM speed and type information read here is meant only for the software and is not used
by the hardware. The software must program the Host and graphics DRAM controller configuration regis-
ters appropriately based on these bits.
This register defaults to the values sampled on MD[7:0] pins after reset.
12/55
Memory
MD 39
MD 40
MD 41
MD 42
MD 43
MD 44
MD 45
MD 46
MD 47
MD 48
MD 49
MD 50
MD 51
MD 52
MD 53
MD 56
MD 57
MD 58
MD 59
Lines
Data
Refer to
Bit Sampled
Cardbus Socket
Bits 6-5
Bits 3-2
Bits 1-0
Serial Port
Bit 7
Bit 4
TFT
Designation
Outputs on RFU pads
Key Board & Mouse
Local Bus or ISA i/f
PCMCIA or PCI i/f
3.3V Availability
5V Availability
x.xV Available
y.yV Available
Parallel Port
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
UART1
UART2
SIMM 0 DRAM type
SIMM 1 DRAM type
SIMM 0 speed
SIMM 1 speed
Description
Issue 1.1
Reserved
Location
3C,bit 0
3C,bit 1
3C,bit 2
3C,bit 3
3C,bit 4
3C,bit 5
3C,bit 6
3C,bit 7
3D,bit 0
3D,bit 1
3D,bit 2
3D,bit 3
3D,bit 4
User defined
User defined
User defined
User defined
User defined
User defined
User defined
User defined
User defined
User defined
User defined
Actual
Settings
Pull down
Pull down
Pull down
Pull down
Pull up
Pull uo
Pull up
Pull up
Set to ’0’
Not Availa-
Not Availa-
Not Availa-
Not Availa-
External
External
External
External
Disable
PCI
ISA
ble
ble
ble
ble
Set to ’1’
Local Bus
Available
Available
Available
Available
PCMCIA
Internal
Internal
Internal
Internal
Enable