DAC1405D750_11 PHILIPS [NXP Semiconductors], DAC1405D750_11 Datasheet - Page 10

• Manufacturer Part Number: DAC1405D750_11
• Description: Dual 14-bit DAC, up to 750 Msps; 4x and 8x interpolating
• Manufacturer: PHILIPS [NXP Semiconductors]

NXP Semiconductors
Table 5.
V
T
otherwise specified.
DAC1405D750
Product data sheet
Symbol
Clock inputs (CLKP and CLKN)
V
V
R
C
Clock outputs (SYNCP and SYNCN)
V
V
R
Digital inputs (I0 to I13, Q0 to Q13)
V
V
I
I
Digital inputs (SDO, SDIO, SCLK, SCS_N and RESET_N)
V
V
I
I
Analog outputs (IOUTAP, IOUTAN, IOUTBP and IOUTBN)
I
V
R
C
E
E
Reference voltage output (GAPOUT)
V
V
I
Analog auxiliary outputs (AUXAP, AUXAN, AUXBP and AUXBN)
I
V
N
IL
IH
IL
IH
O(fs)
O(ref)
O(aux)
amb
DDA(1V8)
i
idth
o(cm)
O(dif)
IL
IH
IL
IH
O
O(ref)
O(aux)
i
i
o
o
o
DAC(aux)mono
O
G
O(ref)
=

40
= V

Characteristics
C to +85
DDD(1V8)
Parameter
input voltage
input differential threshold
voltage
input resistance
input capacitance
common-mode output
voltage
differential output voltage
output resistance
LOW-level input voltage
HIGH-level input voltage
LOW-level input current
HIGH-level input current
LOW-level input voltage
HIGH-level input voltage
LOW-level input current
HIGH-level input current
full-scale output current
output voltage
output resistance
output capacitance
offset error variation
gain error variation
reference output voltage
reference output voltage
variation
reference output current
auxiliary output current
auxiliary output voltage
auxiliary DAC monotonicity guaranteed
= 1.8 V; V

C; typical values measured at T
…continued
DDA(3V3)
[2]
= V
All information provided in this document is subject to legal disclaimers.
DD(IO)(3V3)
Conditions
CLKN V
CLKP
V
V
V
V
V
register value = 00h
default register
compliance range
T
external voltage 1.25 V D
differential outputs
compliance range
amb
IL
IH
IL
IH
gpd
= 0.8 V
= 1.0 V
= 2.3 V
= 2.3 V
 < 50 mV
= 25 C
Rev. 4 — 7 June 2011
gpd
= 3.3 V; AGND, DGND and GNDIO shorted together;
amb
 < 50 mV or
Dual 14-bit DAC, up to 750 Msps; 4 and 8 interpolating
= 25

C; R
L
Test
C
C
D
D
C
C
D
C
C
I
I
C
C
I
I
C
C
C
D
D
C
C
I
C
I
C
D
= 50
[1]

differential; I
[3]
[3]
Min
825
100
-
-
-
-
-
GNDIO -
1.6
-
-
GNDIO -
2.3
-
-
-
-
1.8
-
-
-
-
1.2
-
-
-
0
-
1.6
O(fs)
Typ
-
-
10
0.5
V
1.2
80
-
60
80
-
20
20
20
-
250
3
6
18
1.25
117
40
2.2
-
10
DAC1405D750
0.3
DDA(1V8)
= 20 mA; PLL off unless

-
2
Max
1575
+100
-
-
-
-
-
0.8
V
-
-
1.0
V
-
-
-
-
V
-
-
-
1.30
-
-
-
-
DD(IO)(3V3)
DD(IO)(3V3)
DDA(3V3)
© NXP B.V. 2011. All rights reserved.
Unit
mV
mV
M
pF
V
V

V
V
A
A
V
V
nA
nA
mA
mA
V
k
pF
ppm/C
ppm/C
V
ppm/C
A
mA
V
bit
10 of 42