PCA9620H NXP [NXP Semiconductors], PCA9620H Datasheet - Page 42

no-image

PCA9620H

Manufacturer Part Number
PCA9620H
Description
Universal LCD driver for low multiplex rates
Manufacturer
NXP [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCA9620H/Q900/1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9620H/Q900/1,51
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
PCA9620H/Q900/1Ј¬51
Manufacturer:
NXP
Quantity:
100
NXP Semiconductors
PCA9620
Product data sheet
7.9.1.1 RAM filling in static drive mode
The data pointer is automatically incremented in accordance with the chosen LCD
multiplex drive mode configuration. That is, after each byte is stored, the contents of the
data pointer are incremented
If the data pointer reaches the end of the RAM row it is automatically wrapped around to
address 0. This means that it can be continuously written to or read from the display RAM.
The data pointer should always be set to an address where the remaining RAM is divisible
by eight because odd bits will be discarded (see
shown in static drive mode because of the fact that the 60 RAM cells can’t be divided by
eight without remainder.
If an I
The data pointer must then be re-written prior to further RAM accesses.
In the static drive mode the eight transmitted data bits are placed in eight successive
display RAM columns in row 0 (see
In order to fill the whole RAM row, 8 bytes must be sent to the PCA9620, but the last 4 bits
from the last byte are discarded, and the data pointer is wrapped around to column 0 to
start a possible RAM content update (see
Fig 31. Display RAM filling order in static drive mode
display RAM rows/
backplane outputs
by eight (static drive mode)
by four (1:2 multiplex drive mode)
by two (1:4 multiplex drive mode)
by one or two (1:6 multiplex drive mode), see
by one (1:8 multiplex drive mode)
2
C-bus data access is terminated early then the state of the data pointer is unknown.
(BP)
rows
All information provided in this document is subject to legal disclaimers.
0
b7
0
b6
Rev. 1 — 9 December 2010
1
b5
2
display RAM columns/segment outputs (S)
b4
3
b3
4
b2
5
Figure
b1
6
columns
b0
7
Figure
Universal LCD driver for low multiplex rates
31).
55 56 57 58 59
Figure
32).
Figure 37 on page 45
32). This behavior is actually only
MSB
b7
b6
transmitted data byte
b5
PCA9620
© NXP B.V. 2010. All rights reserved.
b4
b3
b2
013aaa263
b1
42 of 71
LSB
b0

Related parts for PCA9620H