PCF8531U2D NXP [NXP Semiconductors], PCF8531U2D Datasheet - Page 20

no-image

PCF8531U2D

Manufacturer Part Number
PCF8531U2D
Description
34 x 128 pixel matrix driver Single-chip LCD controller and driver
Manufacturer
NXP [NXP Semiconductors]
Datasheet
NXP Semiconductors
9. Instructions
PCF8531
Product data sheet
9.1 Reset
Only two PCF8531 registers, the instruction register and the data register can be directly
controlled by the MPU. Before internal operation, control information is stored temporarily
in these registers to allow interfacing to various types of MPUs which operate at different
speeds or to allow interfacing to peripheral control ICs. The PCF8531 operation is
controlled by the instructions given in
Instructions are of four types:
In normal mode instructions which perform data transfer to/from the internal RAM are
used most frequently. Automatic incrementing by 1 of internal RAM addresses after each
data write reduces the MPU program load.
After reset or internal Power-On Reset (POR) (depending on the application), the LCD
driver is set to the following state:
Those that define PCF8531 functions e.g. display configuration, etc.
Those that set internal RAM addresses
Those that perform data transfer to/from the internal RAM
Others
Power-down mode (PD = 1)
Horizontal addressing (V = 0)
Display blank (D = 0; E = 0), no icon mode (IM = 0)
Address counter X[6:0] = 0; Y[2:0] = 0
Bias system BS[2:0] = 0
Multiplex rate M[1:0] = 0 (multiplex rate 1:17)
Temperature control mode TC[2:0] = 0
HV-gen control, HVE = 0 the high voltage (HV) generator is switched off, PRS = 0 and
S[1:0] = 0
V
RAM data is undefined
Command page definition H[1:0] = 0
LCD
= 0 V
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 16 May 2011
Table
11.
34 x 128 pixel matrix driver
PCF8531
© NXP B.V. 2011. All rights reserved.
20 of 51

Related parts for PCF8531U2D