CY7C192 CYPRESS [Cypress Semiconductor], CY7C192 Datasheet - Page 4

no-image

CY7C192

Manufacturer Part Number
CY7C192
Description
64K x 4 Static RAM with Separate I/O
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C192-12VCT
Manufacturer:
CY
Quantity:
2 663
Part Number:
CY7C192-15DMB
Manufacturer:
CYP
Quantity:
265
Part Number:
CY7C192-15VC
Manufacturer:
CY
Quantity:
17 617
Part Number:
CY7C192-15VC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C192-15VXC
Manufacturer:
CY
Quantity:
1 241
Part Number:
CY7C192-20DI
Manufacturer:
CYP
Quantity:
300
Part Number:
CY7C192-20DMB
Manufacturer:
CYP
Quantity:
307
Part Number:
CY7C192-25DI
Manufacturer:
CYP
Quantity:
298
Part Number:
CY7C192-25DMB
Manufacturer:
CY
Quantity:
25
Part Number:
CY7C192-25DMB
Manufacturer:
CY
Quantity:
173
Part Number:
CY7C192-25DMB
Manufacturer:
CYP
Quantity:
296
Switching Characteristics
Document #: 38-05047 Rev. **
READ CYCLE
t
t
t
t
t
t
t
t
WRITE CYCLE
t
t
t
t
t
t
t
t
t
t
t
t
t
Notes:
RC
AA
OHA
ACE
LZCE
HZCE
PU
PD
WC
SCE
AW
HA
SA
PWE
SD
HD
LZWE
HZWE
DWE
ADV
DCE
6.
7.
8.
9.
Parameter
Test conditions assume signal transition time of 3 ns or less for -12 and -15 speeds and 5 ns or less for -20 through -25 speeds, timing reference levels of
1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I
At any given temperature and voltage condition, t
design and not 100% tested.
t
The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can
terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
HZCE
and t
HZWE
[9]
Read Cycle Time
Address to Data Valid
Output Hold from
Address Change
CE LOW to
Data Valid
CE LOW to
Low Z
CE HIGH to
High Z
CE LOW to
Power-Up
CE HIGH to
Power-Down
Write Cycle Time
CE LOW to
Write End
Address Set-Up to
Write End
Address Hold from
Write End
Address Set-Up to
Write Start
WE Pulse Width
Data Set-Up to
Write End
Data Hold from
Write End
WE HIGH to
Low Z (7C192)
WE LOW to
High Z (7C192)
WE LOW to Data Valid
(7C191)
Data Valid to
Output Valid (7C191)
CE LOW to Data Valid
(7C191)
are specified with C
Description
[7]
[7,8]
[7]
[7,8]
L
Over the Operating Range
= 5 pF as in part (b) of AC Test Loads. Transition is measured 500 mV from steady-state voltage.
HZCE
Min.
12
12
is less than t
3
3
0
9
9
0
0
8
8
0
3
7C192-12
Max.
12
12
12
12
12
12
5
7
LZCE
, t
[6]
OL
HZWE
/I
OH
Min.
15
15
10
10
3
3
0
0
0
9
9
0
3
7C192-15
is less than t
and 30-pF load capacitance.
Max.
15
15
15
15
15
15
7
7
LZWE
for any given device. These parameters are guaranteed by
Min.
20
20
15
15
15
10
3
3
0
0
0
0
3
7C192-20
Max.
20
20
20
10
20
20
20
9
Min.
25
25
18
20
18
10
3
3
0
0
0
0
3
7C192-25
Max.
CY7C192
25
25
11
25
11
25
20
25
Page 4 of 10
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for CY7C192