CY7C192 CYPRESS [Cypress Semiconductor], CY7C192 Datasheet

no-image

CY7C192

Manufacturer Part Number
CY7C192
Description
64K x 4 Static RAM with Separate I/O
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C192-12VCT
Manufacturer:
CY
Quantity:
2 663
Part Number:
CY7C192-15DMB
Manufacturer:
CYP
Quantity:
265
Part Number:
CY7C192-15VC
Manufacturer:
CY
Quantity:
17 617
Part Number:
CY7C192-15VC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C192-15VXC
Manufacturer:
CY
Quantity:
1 241
Part Number:
CY7C192-20DI
Manufacturer:
CYP
Quantity:
300
Part Number:
CY7C192-20DMB
Manufacturer:
CYP
Quantity:
307
Part Number:
CY7C192-25DI
Manufacturer:
CYP
Quantity:
298
Part Number:
CY7C192-25DMB
Manufacturer:
CY
Quantity:
25
Part Number:
CY7C192-25DMB
Manufacturer:
CY
Quantity:
173
Part Number:
CY7C192-25DMB
Manufacturer:
CYP
Quantity:
296
Cypress Semiconductor Corporation
Document #: 38-05047 Rev. **
Features
Functional Description
The CY7C192 is a high-performance CMOS static RAM orga-
nized as 65,536 x 4 bits with separate I/O. Easy memory ex-
Selection Guide
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum Standby Current (mA)
• High speed
• CMOS for optimum speed/power
• Low active power
• Low standby power
• TTL-compatible inputs and outputs
• Automatic power-down when deselected
Logic Block Diagram
— 12 ns
— 880 mW
— 220 mW
A
A
A
A
A
A
A
A
A
A
0
1
2
3
4
5
6
7
8
9
INPUT BUFFER
1024 x 64 x 4
DECODER
COLUMN
ARRAY
POWER
DOWN
7C192 ONLY
3901 North First Street
I
I
I
I
O
O
O
O
CE
WE
0
1
2
3
7C192-12
0
1
2
3
C191–1
155
12
30
pansion is provided by active LOW Chip Enable (CE) and
three-state drivers. It has an automatic power-down feature,
reducing the power consumption by 75% when deselected.
Writing to the device is accomplished when the Chip Enable
(CE) and write enable (WE) inputs are both LOW.
Data on the four input pins (I
memory location specified on the address pins (A
A
Reading the device is accomplished by taking the Chip Enable
(CE) LOW while the Write Enable (WE) remains HIGH. Under
these conditions the contents of the memory location specified
on the address pins will appear on the four data output pins.
The output pins stay in high-impedance state when Write En-
able (WE) is LOW, or Chip Enable (CE) is HIGH.
A die coat is used to insure alpha immunity.
15
).
Pin Configurations
GND
CE
A
A
A
A
A
A
I
I
A
A
A
A
0
1
10
11
12
13
14
15
San Jose
6
7
8
9
7C192-15
Top View
13
14
1
2
3
4
5
6
7
8
9
10
11
12
DIP/SOJ
145
15
30
28
27
26
25
24
23
22
21
20
19
18
17
16
15
64K x 4 Static RAM
C191–2
V
A
A
A
A
A
A
I
I
O
O
O
O
WE
with Separate I/O
3
2
CC
5
4
3
2
1
0
3
2
1
0
CA 95134
7C192-20
0
through I
135
20
30
Revised August 24, 2001
A
A
A
A
A
A
A
I
I
10
12
11
13
14
15
0
1
9
4
5
6
7
8
9
10
11
12
3
1314151617
Top View
) is written into the
3 2 1
LCC
CY7C192
408-943-2600
28
7C192-25
27
26
25
24
23
22
21
20
19
18
115
25
30
0
A
A
A
A
A
through
I
I
O
O
C191–3
3
2
4
3
2
1
0
3
2

Related parts for CY7C192

CY7C192 Summary of contents

Page 1

... Low standby power — 220 mW • TTL-compatible inputs and outputs • Automatic power-down when deselected Functional Description The CY7C192 is a high-performance CMOS static RAM orga- nized as 65,536 x 4 bits with separate I/O. Easy memory ex- Logic Block Diagram INPUT BUFFER A 0 ...

Page 2

... CC , OUT MAX = 1/t RC Max > > < MAX Max > V 0.3V > < 0.3V CY7C192 [1] 0. Ambient [2] Temperature + 7C192-12 7C192-15 Min. Max. Min. Max. 2.4 2.4 0.4 0.4 2.2 V +0.3V 2.2 V +0. 0.5 0.8 0.5 0 ...

Page 3

... Min. Max. Min. Max. 2.4 2.4 0 2.2 2.2 +0.3V +0.3V 0.5 0.8 3 300 135 Max ALL INPUT PULSES 3.0V 90% 10% GND < CY7C192 Unit 300 mA 115 Unit pF pF 90% 10% < C191–5 Page ...

Page 4

... less than less than t HZCE LZCE HZWE LZWE CY7C192 7C192-20 7C192-25 Min. Max. Min. Max ...

Page 5

... Document #: 38-05047 Rev OHA ACE 50% [ SCE PWE DATA VALID t HZWE . IL DATA VALID t HZCE DATA VALID LZWE HIGH IMPEDANCE CY7C192 C191–6 HIGH IMPEDANCE ICC ISB C191–7 C191–8 Page ...

Page 6

... ADDRESS CE WE DATA IN DATA OUT (7C192) Notes: 13 goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state. Document #: 38-05047 Rev. ** [9, 13 PWE t HZWE t SCE DATA VALID HIGH IMPEDANCE CY7C192 C191–9 Page ...

Page 7

... 125 0.0 1.0 2.0 OUTPUT VOLTAGE (V) OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE 140 120 100 125 0.0 1.0 2.0 OUTPUT VOLTAGE (V) NORMALIZED I vs. CYCLE TIME CC 1.25 V =5. = 1.00 V =0.5V IN 0.75 0.50 800 1000 10 20 CYCLE FREQUENCY (MHz) CY7C192 =5.0V =25 C 3.0 4.0 =5.0V =25 C 3.0 4 Page ...

Page 8

... Ordering Information Speed (ns) Ordering Code 12 CY7C192-12PC CY7C192-12VC 15 CY7C192-15PC CY7C192-15VC 20 CY7C192-20PC CY7C192-20VC 25 CY7C192-25PC CY7C192-25VC Document #: 38-05047 Rev. ** Package Name Package Type P21 28-Lead (300-Mil) Molded DIP V21 28-Lead Molded SOJ P21 28-Lead (300-Mil) Molded DIP V21 28-Lead Molded SOJ P21 28-Lead (300-Mil) Molded DIP ...

Page 9

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. 28-Lead (300-Mil) Molded DIP P21 28-Lead (300-Mil) Molded SOJ V21 CY7C192 51-85014-B 51-85031-B Page ...

Page 10

... Document Title: CY7C192 64K x 4 Static RAM with Separate I/O Document Number: 38-05047 Issue REV. ECN NO. Date ** 107149 09/10/01 Document #: 38-05047 Rev. ** Orig. of Change Description of Change SZV Change Spec number from: 38-00076 to 38-05047 CY7C192 Page ...

Related keywords