APA075-BGB ACTEL [Actel Corporation], APA075-BGB Datasheet - Page 26
![no-image](/images/no-image-200.jpg)
APA075-BGB
Manufacturer Part Number
APA075-BGB
Description
ProASIC Flash Family FPGAs
Manufacturer
ACTEL [Actel Corporation]
Datasheet
1.APA075-BGB.pdf
(174 pages)
- Current page: 26 of 174
- Download datasheet (5Mb)
Logic Tile Timing Characteristics
Timing characteristics for ProASIC
three categories: family dependent, device dependent,
and design dependent. The input and output buffer
characteristics are common to all ProASIC
members. Internal routing delays are device dependent.
Design dependency means that actual delays are not
determined until after placement and routing of the
user’s design are complete. Delay values may then be
determined by using the Timer utility or by performing
simulation with post-layout delays.
Critical Nets and Typical Nets
Propagation delays are expressed only for typical nets,
which are used for initial design performance evaluation.
Critical net delays can then be applied to the most
timing-critical paths. Critical nets are determined by net
property assignment prior to place-and-route. Refer to
the Actel
on using constraints.
Table 1-9 •
1 -2 0
2.3 V
2.5 V
2.7 V
Notes:
1. The user can set the junction temperature in Designer software to be any integer value in the range of –55°C to 175°C.
2. The user can set the core voltage in Designer software to be any value between 1.4 V and 1.6 V.
ProASIC
Designer User’s Guide
PLUS
Temperature and Voltage Derating Factors
(Normalized to Worst-Case Commercial, T
–55°C
0.84
0.81
0.77
Flash Family FPGAs
–40°C
0.86
0.82
0.79
or online help for details
PLUS
0.91
0.87
0.83
0°C
devices fall into
PLUS
25°C
0.94
0.90
0.86
family
J
= 70°C, V
70°C
v5.7
1.00
0.95
0.91
Timing Derating
Since ProASIC
CMOS process, device performance will vary with
temperature, voltage, and process. Minimum timing
parameters
minimum operating temperature, and optimal process
variations. Maximum timing parameters reflect minimum
operating voltage, maximum operating temperature,
and worst-case process variations (within process
specifications). The derating factors shown in
should be applied to all timing data contained within
this datasheet.
All timing numbers listed in this datasheet represent
sample timing characteristics of ProASIC
Actual timing delay values are design-specific and can be
derived from the Timer tool in Actel’s Designer software
after place-and-route.
DD
= 2.3 V)
85°C
1.02
0.98
0.93
reflect
PLUS
110°C
1.05
1.01
0.96
devices are manufactured with a
maximum
125°C
1.13
1.09
1.04
operating
135°C
1.18
1.13
1.08
PLUS
Table 1-9
150°C
voltage,
devices.
1.27
1.21
1.16
Related parts for APA075-BGB
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![APA075-FG896A](/images/no-image3.png)
Part Number:
Description:
Automotive-Grade ProASIC Flash Family FPGAs
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![apa075](/images/no-image3.png)
Part Number:
Description:
Proasicplus Flash Family Fpgas
Manufacturer:
Actel Corporation
Datasheet:
![A40MX02-1BG100](/images/no-image3.png)
Part Number:
Description:
40MX and 42MX FPGA Families
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![A40MX02-PL208A](/images/no-image3.png)
Part Number:
Description:
40MX and 42MX Automotive FPGA Families
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![A1240A-1CQ176B](/images/no-image3.png)
Part Number:
Description:
ACT2 Family FPGAs
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![A1240A-1CQ256B](/images/no-image3.png)
Part Number:
Description:
HiRel FPGAs
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![A1280DX-1CQB](/images/no-image3.png)
Part Number:
Description:
Integrator Series FPGAs: 1200XL and 3200DX Families
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![BPW049-0828-07CB95](/images/no-image3.png)
Part Number:
Description:
SE-CSG49-H, E-Tec lead free prototype socket drawing for CSG49 and CSG49 packages
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![BPW049-0830-07CB95](/images/no-image3.png)
Part Number:
Description:
SE-CSG49, E-Tec lead free prototype socket drawing for CSG49 and CSG49 packages
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![BPW1152-1030-34AB95L](/images/no-image3.png)
Part Number:
Description:
FG1152, 35x35mm, 1.00mm pitch E-tec lead free Socket Drawing
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![BPW144-1028-12AA95L](/images/no-image3.png)
Part Number:
Description:
SE-FGG144-H, E-Tec lead free prototype socket drawing for FGG144 and FGG144 packages
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![BPW180-0828-14CB95](/images/no-image3.png)
Part Number:
Description:
SE-CSG180-H, E-Tec lead free prototype socket drawing for CSG180 and CSG180 packages
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![BPW180-0830-14CB95](/images/no-image3.png)
Part Number:
Description:
SE-CSG180, E-Tec lead free prototype socket drawing for CSG180 and CSG180 packages
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![BPW272-1270-20AC11](/images/no-image3.png)
Part Number:
Description:
272-27 x 27mm, 1.27mm E-TEC BGA SOCKET
Manufacturer:
ACTEL [Actel Corporation]
Datasheet:
![BPW272-1270-20AC55](/images/no-image3.png)
Part Number:
Description:
SE-BGG272-A, E-Tec lead free prototype socket drawing for BGG272 and BGG272 packages
Manufacturer:
ACTEL [Actel Corporation]
Datasheet: