M29W320DT NUMONYX [Numonyx B.V], M29W320DT Datasheet - Page 12

no-image

M29W320DT

Manufacturer Part Number
M29W320DT
Description
32 Mbit (4Mbx8 or 2Mbx16, Non-uniform Parameter Blocks, Boot Block), 3V Supply Flash memory
Manufacturer
NUMONYX [Numonyx B.V]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M29W320DT
Manufacturer:
ST
0
Part Number:
M29W320DT- - 70N6
Manufacturer:
ST
0
Part Number:
M29W320DT-70N1
Manufacturer:
ST
0
Part Number:
M29W320DT-70N1E
Manufacturer:
ST
0
Part Number:
M29W320DT-70N1F
Manufacturer:
ST
0
Part Number:
M29W320DT-70N6
Manufacturer:
ST
Quantity:
1 980
Part Number:
M29W320DT-70N6
Manufacturer:
ST
Quantity:
1 980
Part Number:
M29W320DT-70N6
Manufacturer:
ST
Quantity:
8 965
Part Number:
M29W320DT-70N6E
Manufacturer:
ST
Quantity:
3 000
Part Number:
M29W320DT-70N6E
Manufacturer:
ST
Quantity:
3 000
Part Number:
M29W320DT-70N6E
Quantity:
576
Signal descriptions
2
2.1
2.2
2.3
2.4
2.5
2.6
12/56
Signal descriptions
See
connected to this device.
Address Inputs (A0-A20)
The Address Inputs select the cells in the memory array to access during Bus Read
operations. During Bus Write operations they control the commands sent to the Command
Interface of the internal state machine.
Data Inputs/Outputs (DQ0-DQ7)
The Data I/O outputs the data stored at the selected address during a Bus Read operation.
During Bus Write operations they represent the commands sent to the Command Interface
of the internal state machine.
Data Inputs/Outputs (DQ8-DQ14)
The Data I/O outputs the data stored at the selected address during a Bus Read operation
when BYTE is High, V
impedance. During Bus Write operations the Command Register does not use these bits.
When reading the Status Register these bits should be ignored.
Data Input/Output or Address Input (DQ15A–1)
When BYTE is High, V
When BYTE is Low, V
LSB of the Word on the other addresses, DQ15A–1 High will select the MSB. Throughout
the text consider references to the Data Input/Output to include this pin when BYTE is High
and references to the Address Inputs to include this pin when BYTE is Low except when
stated explicitly otherwise.
Chip Enable (E)
The Chip Enable, E, activates the memory, allowing Bus Read and Bus Write operations to
be performed. When Chip Enable is High, V
Output Enable (G)
The Output Enable, G, controls the Bus Read operation of the memory.
Figure 1: Logic
Diagram, and
IL
IH
IH
, this pin behaves as an address pin; DQ15A–1 Low will select the
. When BYTE is Low, V
, this pin behaves as a Data Input/Output pin (as DQ8-DQ14).
Table 1: Signal
IH
, all other pins are ignored.
IL
, these pins are not used and are high
Names, for a brief overview of the signals
M29W320DT, M29W320DB

Related parts for M29W320DT