CY7C1215F-133AC CYPRESS [Cypress Semiconductor], CY7C1215F-133AC Datasheet - Page 11

• Manufacturer Part Number: CY7C1215F-133AC
• Description: 1-Mb (32K x 32) Pipelined Sync SRAM
• Manufacturer: CYPRESS [Cypress Semiconductor]

Document #: 38-05421 Rev. **
Switching Waveforms
Read Cycle Timing
Note:
17. On this diagram, when CE is LOW, CE
Data Out (Q)
GW, BWE,
ADDRESS
BW[A:D]
ADSP
ADSC
ADV
CLK
OE
CE
t
ADS
t AS
t CES
[17]
A1
t
ADH
t AH
t CEH
t
CH
High-Z
t CYC
t WES
t
CL
Single READ
t CLZ
t WEH
t CO
1
is LOW, CE
t ADS
A2
Q(A1)
t ADH
t OEHZ
2
t ADVS
is HIGH and CE
t ADVH
t OELZ
t OEV
Q(A2)
DON’T CARE
t DOH
3
t CO
is LOW. When CE is HIGH, CE
Q(A2 + 1)
ADV
suspends
burst.
UNDEFINED
Q(A2 + 2)
BURST READ
1
is HIGH or CE
Q(A2 + 3)
2
is LOW or CE
A3
Q(A2)
Burst continued with
new base address
Burst wraps around
to its initial state
CY7C1215F
Q(A2 + 1)
3
t CHZ
is HIGH.
Deselect
cycle
Page 11 of 16